An algorithm to minimize leakage through simultaneous input vector control and circuit modification

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 618-623

  Jayakumar, Nikhil ^a   Khatri, Sunil P ^a  

^a Department of Electrical and Computer Engineering

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ELECTRIC POWER UTILIZATION; INTEGRATED CIRCUITS;

DELAY PENALTY; GATE REPLACEMENT; TRANSITIVE FANOUT;

LEAKAGE CURRENTS;

EID: 34548348854     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364662     Document Type: Conference Paper

References (8)

1. A. Abdollahi, F. Fallah, and P. Massoud. Runtime mechanisms for leakage current reduction in CMOS VLSI circuits. In Proceedings of the 2002 International Symposium on Low Power Electronics and Design, pages 213-218, 2002.
2. A. Abdollahi, F. Fallah, and M. Pedram. Leakage current reduction in CMOS VLSI circuits by input vector control. IEEE Trans. VLSI Syst., 12(2): 140-154, 2004.
3. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In Proc. of IEEE Custom Integrated Circuit Conference, pages 201-204, Jun 2000. http://wwwdevice.eecs.berkeley.edu/ ptm.
4. L. Cheng, L. Deng, D. Chen, and M. D. F. Wong. A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction. In DAC, pages 117-120, 2006.
5. J. Halter and F. Najm. A gate-level leakage power reduction method for ultra low power CMOS circuits. In Proceedings of CICC, pages 475-478, 1997.
6. L. Nagel. Spice: A computer program to simulate computer circuits. In University of California, Berkeley UCB/ERL Memo M520, May 1995.
7. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. L. Sangiovanni- Vincentelli. SIS: A System for Sequential Circuit Synthesis. Technical Report UCB/ERL M92/41, Electronics Research Laboratory, Univ. of California, Berkeley, CA 94720, May 1992.
8. L. Yuan and G. Qu. Enhanced leakage reduction technique by gate replacement. In DAC, pages 47-50, 2005.