A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 117-120

  Cheng, Lei ^a   Deng, Liang ^a   Chen, Deming ^a   Wong, Martin D F ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Gate replacement; Input vector control; Leakage reduction

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMBINATORIAL CIRCUITS; LEAKAGE CURRENTS; LOGIC GATES; POWER CONTROL;

CURRENT REDUCTION; GATE REPLACEMENT; INPUT VECTOR CONTROL (IVC); LEAKAGE REDUCTION;

VECTORS;

EID: 34547206809     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146944     Document Type: Conference Paper

References (14)

1. L. Yuan and G. Qu. Enhanced leakage reduction technique by gate replacement. In DAC, pages 47-50, 2005.
2. L. Q. Wei et al. Design and optimization of low voltage high performance dual threshold CMOS circuits. In DAC, pages 489-494, 1998.
3. T. Kobayashi and T. Sakurai. Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation. In CICC, pages 271-274, 1994.
4. Y. Ye, S. Borkar, and V. De. A new technique for standby leakage reduction in high-performance circuits. In Symp. VLSI Circuits, pages 40-41, 1998.
5. M. C. Johnson, D. Somasekhar, and K. Roy. Leakage control with efficient use of transistor stacks in single threshold CMOS. In DAC, pages 442-445, 1999.
6. S. Mutoh et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. JSSC, 30(8):847-854, 1995.
7. J. Halter and F. Najm. A gate-level leakage power reduction method for ultra-low-power CMOS circuits. In CICC, pages 475-478, 1997.
8. R. M. Rao et al. A heuristic to determine low leakage sleep state vectors for CMOS combinational circuits. In ICCAD, pages 689-692, 2003.
9. M. C. Johnson, D. Somasekhar, and K. Roy. Models and algorithms for bounds on leakage in CMOS circuits. IEEE Trans. on CAD, 18(6):714-725, 1999.
10. F. A. Aloul et al. Robust SAT-based search algorithm for leakage power reduction. In PATMOS, pages 167-177, 2002.
11. F. Gao and J.P. Hayes. Exact and heuristic approaches to input vector control for leakage power reduction. In ICCAD, pages 527 - 532, 2004.
12. A. Abdollahi et al. Leakage current reduction in CMOS VLSI circuits by input vector control. IEEE Trans. on VLSI Systems, 12(2):140-154, 2004.
13. Z. P. Chen et al. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks. In ISLPED, pages 239-244, 1998.
14. E. Sentovich et al. SIS: A system for sequential circuit synthesis. In Electronics Research Laboratory Memorandum, U.C. Berkeley. No. UCB/ERL M92/41.