Quantum realization of some ternary circuits using muthukrishnan-stroud gates

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2007, Pages

  Khan, Asif I ^a   Nusrat, Nadia ^a   Khan, Samira M ^a   Hasan, Masud ^a   Khan, Mozammel H A ^b  

^a BANGLADESH UNIVERSITY OF ENGINEERING AND TECHNOLOGY   (Bangladesh)

^b EAST WEST UNIVERSITY   (Bangladesh)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC DESIGN; LOGIC GATES; QUANTUM ELECTRONICS;

QUANTUM CIRCUITS; QUANTUM REALIZATION; TERNARY CIRCUITS;

LOGIC CIRCUITS;

EID: 34548266571     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2007.45     Document Type: Conference Paper

References (29)

1. R. Feynman, "Simulating physics with computers," Int. J. Theoretical Physics, vol. 21, pp. 467-488, 1982.
2. D. Deutsch, "Quantum theory, the Church-Turing principle, and the universal quantum computer," Proc. Roy. Soc. Lond. A400, pp. 97-117, 1985.
3. P. Shor, "Algorithms for quantum computation: discrete logarithms and factoring," Proc. 35th Ann. Symp. Foundations of Computer Science, IEEE Comput. Soc. Press, Santa Fe NM, USA, pp. 124-134, November 1994.
4. "Quantum computing roadmap overview, version 2.0, quantum information science and technology roadmapping project," April 2004, available at http://qist.lanl.gov/qcomp.map.shtml.
5. M. Nielsen and I. Chuang, Quantum Computation and Quantum Information. Cambridge, England: Cambridge University Press, 2000.
6. A. Greentree, S. Schirmer, F. Lloyd, C. Hollenberg, A. Hamilton, and R. Clark, "Quantum theory, the church-turing principle, and the universal quantum computer," Maximizing the Hubert Space for a Finite Number of Distinguishable Quantum States, vol. 92, no. 9, March 2004.
7. P. Rungta, W. Munro, K. Nemoto, P. Deuar, G. Milburn, and C. Caves, Qudit entanglement in Dan Walls Memorial Volume. Heidelberg: Springer-Verlag, 2001.
8. A. Muthukrishnan and CR. Stroud, Jr., "Multivalued logic gates for quantum computation," Phys. Rev. A, vol. 62, no. 5, pp. 052309/1-8, November 2000.
9. J. Cirac and P. Zoller, "Quantum computations with cold trapped ions," Phys. Rev. Lett., vol. 74, pp. 4091-4094, 1995.
10. M. Perkowski, A. Al-Rabadi, and P. Kerntopf, "Multiple valued quantum logic synthesis," Proc. 2002 Int. Sym. New Paradigm of VLSI Computing, Sendai, Japan, pp. 41-47, December 2002.
11. N. Denier, B. Yen, M. Perkowski, and P. Kerntopf, "Synthesis of reversible circuits from a subset of Muthukrishnan-Stroud quantum multivalued gates," Proc. IWLS 2004, Tamecula, California, June 2004.
12. M. Khan and M. Perkowski, "Genetic algorithm based synthesis of multi output ternary functions using quantum cascades of generalized ternary gates," Proc. 2004 IEEE Congress on Evolutionary Computation (CEC2004), Portland Oregon, USA, June 2004.
13. M. Khan, "Quantum realization of ternary toffoli gate using iontrap realizable muthukrishnan-stroud primitive gates," Proc. Int. Conf. Computer and Information Technology, Dhaka, Bangladesh, pp. 369-371, 2004.
14. _, "Quantum realization of ternary toffoli gate," Proc. Int. Conf. Electrical and Computer Engineering, Dhaka Bangladesh, pp. 264-266, December 2004.
15. A. Khan, N. Nusrat, S. Khan, and M. Hasan, "Novel realization of some ternary curcuits for quantum computing," Proc. IEEE TENCON 2006, Hong Kong, November 2006.
16. M. Khan and M. Perkowski, "Quantum realization of ternary encoder and decoder," Proc. 7th Int. Symp. Representations and Methodology of Future Computing Technologies (RM2005), Tokyo, Japan, September 2005.
17. A. Khan, N. Nusrat, S. Khan, and M. Hasan, "Novel realization of quantum ternary mux demux," Proc. Int. Conf. Electrical and Computer Engineering, Dhaka, Bangladesh, December 2006.
18. M. Khan, "Design of reversible/quantum ternary multiplexer and demultiplexer," Engineering Letters, no. 2, pp. 65-69, 2006.
19. _, "Quantum realization of ternary adder circuit," Proc. Int. Conf. Electrical and Computer Engineering, Dhaka, Bangladesh, pp. 249-252, December 2004.
20. M. Khan and M. Perkowski, "Quantum realization of ternary parallel adder/subtractor with look-ahead carry," Proc. 7th Int. Symp. Representations and Methodology of Future Computing Technologies (RM2005), Tokyo, Japan, September 2005.
21. D. Miller, G. Dueck, and D. Maslov, "A synthesis method for MVL reversible logic," Proc. 34th IEEE Int. Symp. Multiple-Valued Logic, Toronto, Canada, pp. 58-67, May 2004.
22. _, "Synthesis of quantum multiple-valued circuits," Journal of Multiple-Valued Logic and Soft Computing, 2006, appear.
23. M. Khan, M. Perkowski, and P. Kerntopf, "Multi-output galois field sum of products synthesis with new quantum cascades," Proc. 33rd IEEE Int. Symp. Multiple-Valued Logic, Tokyo, Japan, pp. 146-153, May 2003.
24. T. Toffoli, "Reversible computing," MIT Technical Report MIT/LCS/TM-151, 1980.
25. M. Khan, M. Perkowski, M. Khan, and P. Kerntopf, "Ternary GFSOP minimization using kronecker decision diagrams and their synthesis with quantum cascades," J. Multiple-Valued Logic and Soft Computing, vol. 11, no. 5-6, 2005.
26. M. Khan, M. Perkowski, and M. Khan, "Ternary galois field expansions for reversible logic and kronecker decision diagrams for ternary GFSOP minimization," Proc, of 34th IEEE Int. Symp. Multiple-Valued Logic (ISMVL 2004), Toronto, Canada, pp. 58-67, May 2004.
27. E. Fredkin and T. Toffoli, "Conservative logic," Int. J. Theoretical Physics, vol. 21, pp. 219-253, 1982.
28. P. Picton, "Modified Fredkin gates in logic design," Microelectronics Journal, vol. 25, pp. 437-441, 1994.
29. J. Smolin and D. DiVincenzo, "Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate," Physical Review A, vol. 53, pp. 2855-2856.