GF(4) based synthesis of quaternary reversible/quantum logic circuits

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2007, Pages 11-18

  Khan, Mozammel H A ^a   Perkowski, Marek A ^b  

^a EAST WEST UNIVERSITY   (Bangladesh)

^b Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; ENCODING (SYMBOLS); LOGIC GATES; LOGIC PROGRAMMING; QUANTUM ELECTRONICS;

2-QUDIT MUTHUKRISHNAN-STROUD GATES; GALOIS FIELDS; QUATERNARY REVERSIBLE/QUANTUM LOGIC CIRCUITS;

LOGIC CIRCUITS;

EID: 34548263137     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2007.26     Document Type: Conference Paper

References (9)

1. E. Curtis, M. Perkowski, "A transformation based algorithm for ternary reversible logic synthesis using universally controlled ternary gates", Proc. IWLS 2004, Tamecula, California, USA, 2-4 June 2004.
2. N. Denier, B. Yen, M. Perkowski, and P. Kerntopf, "Synthesis of reversible circuits from a subset of Muthukrishnan-Stroud quantum multi-valued gates", Proc. IWLS 2004, Tamecula, California, USA, 2-4 June 2004.
3. M. H. A. Khan, M. A. Perkowski, M. R. Khan, and P. Kerntopf, "Ternary GFSOP minimization using Kronecker decision diagrams and their synthesis with quantum cascades", Journal of Multiple-Valued Logic and Soft Computing. Vol. 11, 2005, pp. 567-602.
4. M. H. A. Khan, M. A. Perkowski, "Genetic algorithm based synthesis of multi-output ternary functions using quantum cascade of generalized ternary gates", Proc. of 2004 IEEE Congress on Evolutionary Computation (CEC 2004), Portland, Oregon, USA, 19-23 June 2004, pp. 2194-2201.
5. M. H. A. Khan, M. A. Perkowski, and M. R. Khan, "Ternary Galois field expansions for reversible logic and Kronecker decision diagrams for ternary GFSOP minimization", Proc. of 34th IEEE Int. Symp. on Multiple-Valued Logic (ISMVL 2004), Toronto, Canada, 19-22 May 2004, pp. 58-67.
6. M. H. A. Khan, M. A. Perkowski, and P. Kerntopf, "Multi-output Galois field sum of products synthesis with new quantum cascades", Proc. 33rd IEEE Int. Symp. On Multiple-Valued Logic (ISMVL 2003), Tokyo, Japan, 16-19 May 2003, pp. 146-153.
7. D. M. Miller, G. Dueck, and D. Maslov, "A synthesis method for MVL reversible logic", Proc. 34th IEEE Int. Symp. On Multiple-Valued Logic (ISMVL 2004), Toronto, Canada, 19-22 May 2004, pp. 74-80.
8. A. Muthukrishnan, C. R. Stroud Jr., "Multivalued logic gates for quantum computation", Physical Review A, 62, 2000, 052309/1-8.
9. th Workshop on Post-Binary ULSI Systems, Fukuoka, Japan, May 1998, pp. 50-51.