Formal analysis and validation of continuous-time Markov chain based system level power management strategies

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn 2002-January, Issue , 2002, Pages 45-50

  Norman, G ^a   Parker, D ^a   Kwiatkowska, M ^a   Shukla, S K ^b   Gupta, R K ^c  

^a UNIVERSITY OF BIRMINGHAM   (United Kingdom)

^b VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Batteries; Computer science; Energy management; Engineering management; Power engineering and energy; Power engineering computing; Power system management; Power system modeling; Stochastic processes; Uncertainty

Indexed keywords

CHAINS; COMPUTER AIDED ENGINEERING; COMPUTER SCIENCE; CONTINUOUS TIME SYSTEMS; ENERGY MANAGEMENT; MARKOV PROCESSES; POWER MANAGEMENT; PRISMS; RANDOM PROCESSES; SOLAR CELLS; STOCHASTIC MODELS; STOCHASTIC SYSTEMS; UNCERTAINTY ANALYSIS;

ENGINEERING MANAGEMENT; POWER ENGINEERING AND ENERGIES; POWER ENGINEERING COMPUTING; POWER SYSTEM MANAGEMENT; POWER SYSTEM MODEL; UNCERTAINTY;

MODEL CHECKING;

EID: 34547502827     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2002.1224427     Document Type: Conference Paper

References (24)

1. L. Benini, A. Bogliolo, and G. D. Micheli. A survey of design techniques for system-level dynamic power management. IEEE Transactions on Very Large Scale Integration (TVLSI) Systems, 8(3):299-316, 2000.
2. L. Benini, A. Bogliolo, G. Paleologo, and G. D. Micheli. Policy optimization for dynamic power management. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(6):813-833, 1999.
3. L. Benini, G. De Micheli, and E. Macii. Designing Low-power Circuits: Practical Recipes. IEEE Circuits and Systems Magazine, 1(1):6-25, Mar. 2001.
4. L. Benini and G. D. Micheli. Dynamic Power Management: Design Techniques and CAD Tools. Kluwer Publications, 1998.
5. A. Bianco and L. de Alfaro. Model checking of probabilistic and nondeterministic systems. In Proc. Foundations of Software Technology and Theoretical Computer Science, volume 1026 of LNCS, pages 499-513. Springer, 1995.
6. E. Y. Chung, L. Benini, A. Bogliolo, and G. D. Micheli. Dynamic Power Management for Non-Stationary Service Requests. In Proceedings of the Design Automation and Test Europe, 1999.
7. H. Hansson and B. Jonsson. A logic for reasoning about time and probability. Formal Aspects of Computing, 6:512-535, 1994.
8. C.-H. Hwang, C. Allen, and H. Wu. A Predictive System Shutdown Method For Energy Saving of Event-Driven Computation. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pages 28-32, 1996.
9. Intel and Microsoft and Toshiba. Advanced Configuration and Power Interface Specification. Website, December 1996.
10. M. Kwiatkowska, G. Norman, and A. Pacheco. Model checking expected time and expected reward formulae with random time bounds. In 2nd Euro-Japanese Workshop on Stochastic Risk Modelling for Finance, Insurance, Production and Reliability, 2002. To appear.
11. M. Kwiatkowska, G. Norman, and D. Parker. PRISM: Probabilistic symbolic model checker. In Proc. TOOLS'02, volume 2324 of LNCS, pages 200-204. Springer, 2002.
12. Microsoft. OnNow Power Management Architecture for Applications. Website, August 1997.
13. G. A. Paleologo, L. Benini, A. Bogliolo, and G. D. Micheli. Policy Optimization for Dynamic Power Management. In Proceedings of Design Automation Conference, 1998.
14. C. Pereira, R. Gupta, P. Spanos, and M. Srivastava. A Power Aware API. Power Aware Computing, 2002.
15. PRISM web page, http://www.cs.bham.ac.uk/~dxp/prism/.
16. Q. Qiu and M. Pedram. Dynamic Power Management Based on Continuous-Time Markov Decision Processes. In Proceedings of Design Automation Conference, pages 555-561, June 1999.
17. Q. Qiu and Q. Wu and M. Pedram. Stochastic Modeling of a Power-Managed System: Construction and Optimization. In Proceedings of the International Symposium on Low Power Electronics and Design, 1999.
18. Q. Qiu and Q. Wu and M. Pedram. Dynamic power management of complex systems using generalized stochastic petri nets. In Proceedings of Design Automation Conference, pages 352-356, June 2000.
19. D. Ramanathan, S. Irani, and R. Gupta. An Analysis of System Level Power Management Algorithms and their effects on Latency. IEEE Trans. on Computer Aided Design, 21(3), march 2002.
20. D. Ramanathan, S. Irani, and R. K. Gupta. Latency Effects of System Level Power Management Algorithms. In Proceedings of the IEEE International Conference on Computer-Aided Design, 2000.
21. S. Irani and S. Shukla and R. Gupta. Competitive analysis of dynamic power management strategies for systems with multiple power saving states. In Proceedings of the Design Automation and Test Europe Conference, 2002.
22. S. Shukla and R. Gupta. A Model Checking Approach to Evaluating System Level Power Management for Embedded Systems. In Proceedings of IEEE Workshop on High Level Design Validation and Test (HLDVT01). IEEE Press, November 2001.
23. T. Simunic, L. Benini, and G. D. Micheli. Event Driven Power Management of Portable Systems. In In the Proceedings of International Symposium on System Synthesis, pages 18-23, 1999.
24. M. B. Srivastava, A. P. Chandrakasan, and R. W. Broderson. Predictive Shutdown and Other Architectural Techniques for Energy Efficient Programmable Computation. IEEE Trans. on VLSI Systems, 4(1):42-54, march 1996.