Integrating temporal logic as a state-based specification language for discrete-event control design in finite automata

IEEE Transactions on Automation Science and Engineering

Volumn 4, Issue 3, 2007, Pages 451-464

  Seow, Kiam Tian ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Automation; Discrete event systems (DESs); Finite automata; Propositional linear time temporal logic (PTL); Supervisory control

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; DISCRETE EVENT SIMULATION; FINITE AUTOMATA; NATURAL LANGUAGE PROCESSING SYSTEMS; SPECIFICATION LANGUAGES;

PROPOSITIONAL LINEAR TIME TEMPORAL LOGIC (PTL); SUPERVISORY CONTROL; TRANSLATION ALGORITHMS;

TEMPORAL LOGIC;

EID: 34547483597     PISSN: 15455955     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASE.2006.881904     Document Type: Article

References (35)

1. K. T. Seow, M. Gai, and T. L. Lim, "A temporal logic specification interface for automata-theoretic finitary control synthesis," in Proc. IEEE Int. Conf. Robotics and. Automation, Barcelona, Spain, 2005, pp. 567-573.
2. W. M. Wonham, Notes on Control of Dismte-Event Systems ECE 1636F/1637S. Toronto, ON, Canada: Systems Control Group, Univ. Toronto, Jul. 1st, 2005 [Online]. Available:http://www.control.toronto.edu/cgi-bin/dldes.cgi.
3. _, Control Design Software: TCT. Toronto, ON, Canada: Developed by Systems Control Group, Univ. Toronto, Jul. 1st, 2005 [Online]. Avail able: http://www.control.toronto.edu/cgi-bin/dlxptct.cgi.
4. B. A. Brandin, "The real-time supervisory control of an experimental manufacturing cell," IEEE Trans. Robot. Autom., vol. 12, no. 1, pp. 1-14, Feb. 1996.
5. P. J. Ramadge and W. M. Wonham, "Supervisory control of a class of discrete event processes," in SIAM J. Control Optim., Jan. 1987, vol. 25, no. 1, pp. 206-230.
6. B. Caillaud, P. Darondeau, L. Lavagno, and X. Xie, Synthesis and Control of Discrete Event Systems. Norwell, MA: Kluwer, Jan. 2002.
7. M. Silva, A. Giua, and J. M. Colom, 6th Int. Workshop on DiscreteEvent Systems. Los Alamitos, CA: IEEE Comput. Soc., Oct. 2002.
8. J. Zaytoon, V. Carre-Menetrier, and X. C. Christos Cassandras, 7th Int. Workshop on Discrete-Event Systems. Reims, France: IFAC, Sep. 2004.
9. J.E. Hopcroft and J. D. Ullman, Introduction to Automata Theory, Languages and Computation Reading. Reading, MA: Addison-Wesley, 1979.
10. S. C. Lauzon, A. K. L. Ma, J. K. Mills, and B. Benhabib, "Application of discrete event system theory to flexible manufacturing," IEEE Control Syst. Mag., vol. 16, no. 1, pp. 41-48, Feb. 1996.
11. J. Kov̌secká and R. Bajcsy, "Discrete event systems for autonomous mobile agents," Robot. Auton, Syst., vol. 12, no. 3-4, pp. 187-198, Apr. 1994.
12. S. L. Ricker, N. Sarkar, and K. Rudie, "A discrete-event systems approach to modeling dextrous manipulation," Robotica, vol. 14, pp. 515-525, 1996.
13. K. T. Seow and M. Pasquier, "Supervising passenger land-transport systems," IEEE Trans. Intell. Transport. Syst., vol. 5, no. 3, pp. 165-176, Sep. 2004.
14. K. Rudie and W. M. Wonham, L. Logrippo, R. L. Probeit, and H. Ural, Eds., "Supervisory control of communicating processes," in Protocol Specification, Testing and Verification, X. Amsterdam, The Netherlands: Elsevier, 1990, pp. 243-257.
15. Z. Manna and A. Pnueli, The Temporal Logic of Reactive and Concurrent Systems : Specification. New York: Springer, 1992.
16. K. T. Seow, "Existence characterizations of temporal-safety supervisors," IEEE Trans. Autom. Control, vol. 47, no. 10, pp. 1779-1783, Oct. 2002.
17. _, "Syntax-based synthesis for temporal-safety supervision," Automatica, vol. 41, no. 11, pp. 1965-1972, Nov. 2005.
18. A. Fusaoka, H. Seki, and K. Takahashi, "A description and reasoning of plant controllers in temporal logic," in Proc. 8th Int. Joint Conf. Artificial Inteligence, 1983, pp. 405-408.
19. F. Lin, "Analysis and synthesis of discrete event systems using temporal logic," in Proc. IEEE Int. Symp. Intelligent Control, Arlington, VA, Aug. 13-15, 1991, pp. 140-145.
20. M. Barbeau, F. Kabanza, and R. St-Denis, "A method for the synthesis of controllers to handle safety, liveness, and real-time constraints," IEEE Trans. Autom. Control, vol. 43, no. 11, pp. 1543-1559, Nov. 1998.
21. P. Wolper, , E. Brinksma, H. Hermanns, and J. Katoen, Eds., "Constructing automata from temporal logic formulas: A tutorial," in Lecture Notes in Computer Science: Formal Methods and Performance Analysis. New York: Springer, 2001, vol. 2090, pp. 261-277.
22. D. Giannakopoulou and K. Havelund, "Automata-based verification of temporal properties on running programs," in Proc. 16th IEEE Int. Conf. Automated Software Engineering, San Diego, CA, 2001, pp. 412-416.
23. Y. Du and S. H. Wang, "Translation of output constraint into event constraint in the control of discrete event systems," in Proc. 27th IEEE Int. Conf. Decision and Control, Austin, TX, Dec. 1988, pp. 1119-1124.
24. A. Sanchez, Formal Specification and Synthesis of Procedural Controllers for Process Systems. Lecture Notes in Control and Information Sciences. London, U.K.: Springer, 1996, vol. 212.
25. R. Ziller and K. Schneider, "A generalised approach to supervisor synthesis," in Proc. 1st ACM IEEE Int. Conf. Formal Methods and Models for Codesign, Mont Saint Michel, France, Jun. 2003, pp. 217-226.
26. S. Jiang and R. Kumar, "Supervisory control of discrete event systems with CTL* temporal logic specifications," in Proc. 40th IEEE Int. Conf. Decision and Control, Orlando, FL, Dec. 2001, pp. 4122-4127.
27. R. Gerth, D. Peled, M. Y. Vardi, and P. Wolper, "Simple on-the-fly automatic verification of linear temporal logic," in Protocol Specification, Testing and Verification. London, U.K.: Chapman & Hall, 1995, pp. 3-18.
28. S. Safra, "On the complexity of ω-automata," in Proc. Annu. Symp. Foundations of Computer Science, White Plains, NY, 1988, pp. 319-327.
29. E. A. Emerson, , J. van-Leeuwen, Ed., "Temporal and modal logic," in Handbook of Theoretical Computer Science. Amsterdam, The Netherlands: Elsevier, 1990, vol. B, pp. 995-1072.
30. P. Wolper, "Temporal logic can be more expressive," Inf. Control, vol. 56, no. 1-2, pp. 72-99, 1983.
31. M. Fujita, "Application of temporal logic to the assistance of hardware logic design," in Proc. IEEE Int. Symp. Multiple-Valued Logic, 1988, pp. 254-263.
32. M. Fujita, H. Tanaka, and T. Moto-oka, "Specifying hardware in temporal logic & efficient synthesis of state-diagrams using prolog," in Proc. Int. Conf. 5th Generation Computer Systems, 1984, pp. 572-581.
33. R. Su and W. M. Wonham, "Supervisor reduction for discrete-event systems," Proceedings of The 2001 Conference on Information Sciences and Systems. Baltimore, MD, Johns Hopkins Univ., Mar. 2001, pp. 786-791.
34. K. Schneider, Verification of Reactive Systems: Formal Methods and Algorithms. New York: Springer, 2004.
35. G. J. Holzmann, "The model checker SPIN," IEEE Trans. Softw. Eng., vol. 23, no. 5, pp. 279-295, May 1997.