Effects of charge-based computation non-idealities on CMOS image compression sensors

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 5187-5190

  Lin, Zhiqiang ^a   Hoffman, Michael W ^a   Leon, Walter D ^a   Schemm, Nathan ^a   Balkir, Sina ^a  

^a UNIVERSITY OF NEBRASKA LINCOLN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL METHODS; IMAGE COMPRESSION; PIXELS; SENSOR ARRAYS;

CHARGE SHARING; IMAGE DECOMPOSITION; PARASITIC EFFECTS;

IMAGE SENSORS;

EID: 34547362205     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. S. Kleinfelder, S. Lim, X. Liu, and A. E. Gamal, "A 10,000 frames/s CMOS digital pixel sensor," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 2049-2058, Dec. 2001.
2. K. Yoon, C. Kim, B. Lee, and D. Lee, "Single-chip CMOS image sensor for mobile applications," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1839-1845, Dec. 2002.
3. E. Culurciello, R. Etienne-Cummings, and K. A. Boahen, "A biomorphic digital image sensor," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 281-294, Feb. 2003.
4. V. Gruev and R. Etienne-Cummings, "A pipelined temporal difference imager," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 538-543, Mar. 2004.
5. Y. Oike, M. Ikeda, and K. Asada, "A 375 × 365 high-speed 3-d range-finding image sensor using, row-parallel search architecture and multisampling technique," IEEE J. Solid-State Circuits, vol. 40, no. 2, pp.444-453, Feb. 2005.
6. G. R. Nelson, G. A. Jullien, and O. Yadid-Pecht, "A CMOS image sensor with watermarking capabilities " In Proc. IEEE International Symposium on Circuits and Systems(ISCAS'05), Kobe, Japan, May 2005, pp. 5326-5329.
7. K. Aizawa, Y. Egi, T. Hamamoto, M. Hatori, M. Abe, H. Maruyama, and H. Otake, "Computational image sensor for on sensor compression," IEEE Trans. Electron. Devices, vol. 44, no. 10, pp. 1724-1730, Oct. 1997.
8. S. Kawahito, M. Yoshida, M. Sasaki, K. Umehara, D. Miyazaki, Y. Tadokoro, K. Mutata, S. Doushou, and A. Matsuzawa, "A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2030-2041, Dec. 1997.
9. Q. Luo and J. G. Harris, "A novel integration of on-sensor wavelet compression for a CMOS imager," in Proc. IEEE International Symposium on Circuits and Systems(ISCAS'02), Scottsdale, Arizona, May 2002, pp. 325-328.
10. W. D. Leon, S. Balkor, K. Sayood, and M. W. Hoffman, "Charge-based prediction circuits for focal plane image compression," in Proc. IEEEInternattonal Symposium on Circuits and Systems(ISCAS'04), Vancouver, Canada, May 2004, pp. 936-939.
11. A. Bandyopadhyay, J. Lee, R. Bobucci, and R Hasler, "A 80μW/frame 104×128 CMOS imager front end for JPEG compression," in Proc. IEEE International Symposium on Circuits and Systems(ISCAS'05), Kobe, Japan, May 2005, pp. 5322-5325.
12. Z. Lin, M. W. Hoffman, W.D. Leon-Salas, N. Schemm, and S. Balkir, "A CMOS image sensor for focal plane decomposition," in Proc. IEEE International Symposium on Circuits and Systems(ISCAS'05), Kobe, Japan, May 2005, pp. 5322-5325.