An integrated patch-clamp amplifier in silicon-on-sapphire CMOS

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 4054-4057

  Laiwalla, Farah ^a   Klemic, Kathryn G ^a   Sigworth, Fred J ^a   Culurciello, Eugenio ^a  

^a Yale University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED PATCH-CLAMP AMPLIFIERS; PATCH-CLAMP RECORDINGS; SILICON-ON-SAPPHIRE CMOS;

AMPLIFIERS (ELECTRONIC); ELECTRIC VARIABLES MEASUREMENT; SAPPHIRE; SENSITIVITY ANALYSIS; SILICON;

CMOS INTEGRATED CIRCUITS;

EID: 34547357427     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. A. L. Hodgkin and A. F.Huxley, "A quantitative description.of membrane current and its application to conduction and excitation in nerve," Journal of Physiology, vol. 117, pp. 500-544, 1952.
2. F. J. Sigworth, "Life's transistors,"Nature, vol. 423, pp. 21-22, May 2003.
3. D. Roden, "Drug-induced prolongation of the QT interval," New England Journal of Medicine, vol. 35.0, pp. 1013 -1022, 2004.
4. C. Clancy and R. Kass, Eds., hERG trafficking and pharmacological rescue of LQTS-2 mutant channels. Springer-Verlag, September 2005, ch. 1, g.A. Robertson and C.T. January.
5. Peregrine, 0.5um FC Design Manual, 52nd ed., Peregrine Semiconductor Inc., San Diego, CA, March 2005, http://www.peregrine-semi.com/.
6. K. Murari, N. Thakor, M. Stanacevic, and G. Cauwenberghs, "Wide-range, picoampere-sensitivity multichannel VLSI potentiostat for neuro-transmitter sensing," in Proc. 26th Ann. Int. Conf. IEEE Engineering in Medicine and Biology Society (EMBS'2004). San Francisco, CA: IEEE, September 2004.
7. C. Enz and G. Temes, "Circuits tehcniques for reducing the effect of op-amp imperfections: autozeroing, correlated double-sampling, and chopper stabilization," IEEE Proceedings, vol. 84, no. 11, pp. 969 - 982, November 1996.
8. E. Vittoz, "Low-power design: ways to approach the limits," in IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, 1994, pp. 14 - 18.