-
1
-
-
3242706023
-
Thermal elevation in the human eye and head due to the operation of a retinal prosthesis
-
Aug
-
K. Gosalia, J. Weiland, M. Humayun, and G. Lazzi, "Thermal elevation in the human eye and head due to the operation of a retinal prosthesis," IEEE Trans. Biomedical Engineering, 51:1469-1477, Aug. 2004.
-
(2004)
IEEE Trans. Biomedical Engineering
, vol.51
, pp. 1469-1477
-
-
Gosalia, K.1
Weiland, J.2
Humayun, M.3
Lazzi, G.4
-
2
-
-
34547359936
-
A low-power integrated circuit for a wireless 100-electrode neural recording system
-
Feb
-
R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, R. A. Normann, and F. Solzbacher, "A low-power integrated circuit for a wireless 100-electrode neural recording system," in Dig. Tech. Papers 2006 ISSCC, pp 554-555, Feb. 2006.
-
(2006)
Dig. Tech. Papers 2006 ISSCC
, pp. 554-555
-
-
Harrison, R.R.1
Watkins, P.T.2
Kier, R.J.3
Lovejoy, R.O.4
Black, D.J.5
Normann, R.A.6
Solzbacher, F.7
-
3
-
-
0035274506
-
An ultralow-power UHF transceiver integrated in a standard digital CMOS process: Transmitter
-
Mar
-
T. Melley, A. Porret, C. C. Enz, and E. A. Vittoz, "An ultralow-power UHF transceiver integrated in a standard digital CMOS process: Transmitter," IEEE J. Solid-State Circuits, 36:467-472, Mar. 2001.
-
(2001)
IEEE J. Solid-State Circuits
, vol.36
, pp. 467-472
-
-
Melley, T.1
Porret, A.2
Enz, C.C.3
Vittoz, E.A.4
-
4
-
-
0031639119
-
Analysis and optimization of accumulation-mode MOS varactor for RF ICs
-
Jun
-
T. Soorapanth, C. P. Yue, D. K. Shaeffer, T. H. Lee, and S. S. Wong, "Analysis and optimization of accumulation-mode MOS varactor for RF ICs," In Symp. VLSI Circuits Dig., pp 32-33, Jun. 1998.
-
(1998)
In Symp. VLSI Circuits Dig
, pp. 32-33
-
-
Soorapanth, T.1
Yue, C.P.2
Shaeffer, D.K.3
Lee, T.H.4
Wong, S.S.5
-
5
-
-
0032075292
-
On-chip spiral inductors with patterned ground shields for Si-based RF ICs
-
May
-
C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF ICs," IEEE J. Solid-State Circuits, 33:743-752, May 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, pp. 743-752
-
-
Yue, C.P.1
Wong, S.S.2
-
6
-
-
0032683657
-
Optimization of inductor circuits via geometric programming
-
June
-
M. del Mar Hershenson, S. S. Mohan, S. P. Boyd, and T. H. Lee, 'Optimization of inductor circuits via geometric programming," In. Proc. DAC, pp 994-998, June 1999.
-
(1999)
Proc. DAC
, pp. 994-998
-
-
del Mar Hershenson, M.1
Mohan, S.S.2
Boyd, S.P.3
Lee, T.H.4
-
7
-
-
13344280989
-
Analysis and synthesis of on-chip spiral inductors
-
Feb
-
N. A. Talwalkar, C. P. Yue, and S. S. Wong, "Analysis and synthesis of on-chip spiral inductors," IEEE Trans: Electron Devices, 52:176182, Feb. 2005.
-
(2005)
IEEE Trans: Electron Devices
, vol.52
, pp. 176182
-
-
Talwalkar, N.A.1
Yue, C.P.2
Wong, S.S.3
-
8
-
-
0343081380
-
Simple accurate expressions for planar spiral inductances
-
Oct
-
S. S. Mohan, M. del Mar Hershenson, S. P. Boyd, and T. H. Lee, "Simple accurate expressions for planar spiral inductances," IEEE J. Solid-State Circuits, 34:1419-1424, Oct. 1999.
-
(1999)
IEEE J. Solid-State Circuits
, vol.34
, pp. 1419-1424
-
-
Mohan, S.S.1
del Mar Hershenson, M.2
Boyd, S.P.3
Lee, T.H.4
|