Verification of control paths using Petri nets

Design of Embedded Control Systems

Volumn , Issue , 2005, Pages 51-62

  Schober, Torsten ^a   Reinsch, Andreas ^a   Erhard, Werner ^a  

^a FRIEDRICH SCHILLER UNIVERSITY JENA   (Germany)

Author keywords

digital system design; hardware design methodology; Petri nets; property checking; verification and validation

Indexed keywords

EID: 34547332038     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/0-387-28327-7_5     Document Type: Chapter

References (14)

1. S. Patil, Coordination of asynchronous events. PhD Thesis, Department of Electrical Engineering, MIT, Cambridge, MA (1970).
2. D. Misunas, Petri-netsand speed-independent design. Communications of the ACM, 16(8), 474-479, (1973).
3. J. Cortadella et al., Hardware and Petri nets: Application to asynchronous circuit design. Lecture Notes in Computer Science, 1825, 1-15, (Springer 2000).
4. R. König, L. Quäck, Petri-Netze in der Steuerungstechnik. Oldenbourg, München (1988).
5. S. Olcoz, J. M. Colom, APetri net approach for the analysis of VHDL descriptions. Lecture Notes in Computer Science, 683, 1-15, (Springer 1993).
6. M. Jüngel, E. Kindler, M. Weber, The Petri net markup language. In: Philippi Stefan (ed.), Fachberichte Informatik Universität Koblenz-Landau, Nr. 7-2000, pp. 47-52 (2000).
7. W. Erhard, A. Reinsch, T. Schober, Formale Verifikation sequentieller Kontrollpfade mit Petrinetzen, Berichte zur Rechnerarchitektur, Universität Jena, Institut für Informatik, 7(2), 1-42, (2001).
8. W. Erhard, A. Reinsch, T. Schober, First steps towards a reconfigurable asynchronous system. In: Proceedings of 10th IEEE International Workshop on Rapid System Prototyping (RSP), Clearwater, FL, pp. 28-31 (1999).
9. E. Kindler, M. Weber, The Petri net kernel-An infrastructure for buildung Petri net tools. Lecture Notes in Computer Science, 1643, 10-19, (Springer 1999).
10. INA Integrated Net Analyzer. Humboldt Universität zu Berlin, Institut für Informatik, (July 7, 2003); http://www.informatik.hu-berlin. de/lehrstuehle/automaten/ina.
11. K. Wagner, Petri Netz basierte Implementierung einer formalen Verifikation sequentieller Kontrollpfade. Studienarbeit, Universität Jena, Institut für Informatik, pp. 1-22 (2002) (unpublished).
12. T. Schober, Formale Verifikation digitaler Systeme mit Petrinetzen. Dissertation, Univer-sität Jena, pp. 1-114 (2003).
13. J. A. Hennessy, D. A. Patterson, ComputerArchitecture-AQuantitative Approach. Morgan Kaufmann Publisher, San Francisco (1996).
14. The DLXS processor design, University Stuttgart, Institut of Parallel and Distributed Systems (April 28, 1998); http://www.informatik.uni-stuttgart.de/ ipvr/ise/projekte/dlx/.