2 GHz 8-bit CMOS ROM-Less direct digital frequency synthesizer

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 4397-4400

  Yu, Xuefeng ^a   Dai, Foster F ^a   Yin, Shi ^b   Ronghua, Zhu ^b  

^a AUBURN UNIVERSITY   (United States)

^b INSTITUTE OF SEMICONDUCTORS   (China)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; CURRENT MODE LOGIC; CURRENT SOURCES; DIE AREA; DIRECT DIGITAL FREQUENCY SYNTHESIZER; GRADIENT ERRORS; HIGH-SPEED PERFORMANCE; LOGIC CELLS; LOOK UP TABLE; LOW-POWER DISSIPATION; MATRIX; NONLINEAR CURRENT; NONLINEAR DAC; SINE-WAVE; SUPPLY VOLTAGES; SWITCHING SCHEME; TOTAL POWER CONSUMPTION;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; FREQUENCY SYNTHESIZERS; LOGIC DEVICES; SYSTEMATIC ERRORS; TABLE LOOKUP;

DIGITAL TO ANALOG CONVERSION;

EID: 34547330467     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465606     Document Type: Conference Paper

References (8)

1. A. M. Sodagar and G. R. Lahiji, "Mapping ROM phase to sineamplitude in direct digital frequency synthesizers using parabolic approximation, "IEEE Trans. Circuits Syst. II, vol. 47, pp. 1452-1457, Dec. 2000.
2. S. Mortezapour and E. K. F. Lee, "Design of Low-Power Frequency Synthesizer Using Nonlinear Digital-to-Analog converter", IEEE J. Solid-state Circuits, pp. 1350-1359, October 1999.
3. Y. Nakamura and T. Miki et al.,"A 10-b 70-MS/s CMOS D/A converter,"IEEE J. Solid-State Circuits, vol. 26, pp. 637-642, Apr. 1991
4. P. Vorenkamp, J.Verdaasdonk, R. Plassche, and D.Scheffer, "A 1 Gs/s, 10 bit Digital-to-Analog Converter", ISSCC Dig. Tech Papers, pp. 52-53, February 1994
5. M.Yamashina and H.Yamada, "MOS current mode logic MCML circuit for low-power GHz processors," NEC Res. Develop., vol. 36, no. 1, pp. 54-63, Jan. 1995.
6. J. Vandenbussche, G. Van der Plas, A. Van den Bosch et al., "A 14 bit 100 MSamples Update Rate 42 Random Walk CMOS D/A Converter," Proceedings of ISSCC, pp. 146-147, Feb. 1999,
7. A. Van den Bosch, M. Steyaert et W. Sansen, "SFDR-Bandwidth Limitations for High Speed High Resolution Current Steering CMOS D/A Converters," Proceedings of the IEEE International Conference on Electronics, Circuits and Systems, pp. 1193-1196, Sept. 1999
8. A. Gutierrez-Aitken, J. Matsui, E.N. Kaneshiro, B.K. Oyama, D. Sawdai, A.K. Oki, D.C. Streit, "Ultrahigh-Speed Direct Digital Synthesizer Using InP DHBT Technology", IEEE Journal of Solid State Circuits, pp. 1115-1121, Sept. 2002.