-
1
-
-
34547340674
-
-
André, C: Structural transformations giving B-equivalent PT-nets, Applications and Theory of Petri Nets (Pagnoni, Rozenberg, Eds.), Informatik-Fachber. 66, 14-28. Springer, 1983.
-
André, C: Structural transformations giving B-equivalent PT-nets, Applications and Theory of Petri Nets (Pagnoni, Rozenberg, Eds.), Informatik-Fachber. 66, 14-28. Springer, 1983.
-
-
-
-
2
-
-
84947282838
-
CASCADE: A tool kernel supporting a comprehensive design method for asynchronous controllers
-
Ed, Lect. Notes Comp. Sci, Springer
-
Beister, J., Eckstein, G., Wollowski, R.: CASCADE: a tool kernel supporting a comprehensive design method for asynchronous controllers, Applications and Theory of Petri Nets 2000 (M. Nielsen, Ed.), Lect. Notes Comp. Sci. 1825, 445-454. Springer, 2000.
-
(1825)
Applications and Theory of Petri Nets 2000
, pp. 445-454
-
-
Beister, J.1
Eckstein, G.2
Wollowski, R.3
-
3
-
-
85034854874
-
Transformations and decompositions of nets
-
Eds, Lect. Notes Comp. Sci. 254, Springer
-
Berthelot, G.: Transformations and decompositions of nets, PetriNets: Central Models and Their Properties (W. Brauer, et al., Eds.), Lect. Notes Comp. Sci. 254, 359-376. Springer, 1987.
-
(1987)
PetriNets: Central Models and Their Properties
, pp. 359-376
-
-
Berthelot, G.1
-
5
-
-
0022738690
-
On the models for designing VLSI asynchronous digital systems
-
Chu, T.-A.: On the models for designing VLSI asynchronous digital systems, Integration: the VLSI Journal, 4, 1986, 99-113.
-
(1986)
Integration: The VLSI Journal
, vol.4
, pp. 99-113
-
-
Chu, T.-A.1
-
7
-
-
0023563761
-
Synthesis of self-timed VLSI circuits from Graph-Theoretic Specifications
-
Chu, T.-A.: Synthesis of self-timed VLSI circuits from Graph-Theoretic Specifications, IEEE Int. Conf. Computer Design ICCD '87, 1987.
-
(1987)
IEEE Int. Conf. Computer Design ICCD '87
-
-
Chu, T.-A.1
-
8
-
-
0031096959
-
Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers
-
Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers, IEICE Trans. Information and Systems, E80-D,3, 1997, 315-325.
-
(1997)
IEICE Trans. Information and Systems
, vol.E80-D
, Issue.3
, pp. 315-325
-
-
Cortadella, J.1
Kishinevsky, M.2
Kondratyev, A.3
Lavagno, L.4
Yakovlev, A.5
-
9
-
-
38249011161
-
Arbiters: An exercise in specifying and decomposing asynchronously communicating components
-
Ebergen, J.: Arbiters: an exercise in specifying and decomposing asynchronously communicating components, Sci. of Computer Programming, 18, 1992, 223-245.
-
(1992)
Sci. of Computer Programming
, vol.18
, pp. 223-245
-
-
Ebergen, J.1
-
10
-
-
24644456466
-
Synthesis Method in self-timed design. Decompositional approach
-
Kondratyev, A., Kishinevsky, M., Taubin, A.: Synthesis Method in self-timed design. Decompositional approach, IEEE Int. Conf. VLSI and CAD, 1993.
-
(1993)
IEEE Int. Conf. VLSI and CAD
-
-
Kondratyev, A.1
Kishinevsky, M.2
Taubin, A.3
-
11
-
-
0004215089
-
-
Morgan Kaufmann Publishers, San Francisco
-
Lynch, N.: Distributed Algorithms, Morgan Kaufmann Publishers, San Francisco, 1996.
-
(1996)
Distributed Algorithms
-
-
Lynch, N.1
-
14
-
-
0022216284
-
-
Torino, Italy
-
Rosenblum, L., Yakovlev, A.: Signal graphs: from self-timed to timed ones, Proc. Int. Work. Timed Petri Nets, Torino, Italy, 1985.
-
(1985)
Int. Work. Timed Petri Nets, Signal graphs: From self-timed to timed ones, Proc
-
-
Rosenblum, L.1
Yakovlev, A.2
-
15
-
-
24644472087
-
Component Refinement and CSC Solving for STG Decomposition
-
Lect. Notes Comp. Sci. 3441, 348 -363. Springer
-
Schaefer, M., Vogler, W.: Component Refinement and CSC Solving for STG Decomposition, FOSSACS 05, Lect. Notes Comp. Sci. 3441, 348 -363. Springer, 2005.
-
(2005)
FOSSACS 05
-
-
Schaefer, M.1
Vogler, W.2
-
16
-
-
34547373367
-
-
Schaefer, M., Vogler, W., Wollowski, R., Khomenko, V: Strategies for Optimised STG Decomposition, Accepted for ACSD 06.
-
Schaefer, M., Vogler, W., Wollowski, R., Khomenko, V: Strategies for Optimised STG Decomposition, Accepted for ACSD 06.
-
-
-
-
17
-
-
84979063077
-
-
Segala, R.: Quiescence, fairness, testing, and the notion of implementation, CONCUR 93 (E. Best, Ed.), Lect. Notes Comp. Sci. 715, 324-338. Springer, 1993.
-
Segala, R.: Quiescence, fairness, testing, and the notion of implementation, CONCUR 93 (E. Best, Ed.), Lect. Notes Comp. Sci. 715, 324-338. Springer, 1993.
-
-
-
-
18
-
-
0028089439
-
A generalized signal transition graph model for specification of complex interfaces
-
IEEE
-
Vanbekbergen, C., Ykman-Couvreur, C., Lin, B., de Man, H.: A generalized signal transition graph model for specification of complex interfaces, European Design and Test Conf., IEEE, 1994.
-
(1994)
European Design and Test Conf
-
-
Vanbekbergen, C.1
Ykman-Couvreur, C.2
Lin, B.3
de Man, H.4
-
19
-
-
2942695812
-
Decomposition in Asynchronous Circuit Design
-
Eds, Lect. Notes Comp. Sci. 2549, 152, 190. Springer
-
Vogler, W., Wollowski, R.: Decomposition in Asynchronous Circuit Design, Concurrency and Hardware Design (J. Cortadella, et al., Eds.), Lect. Notes Comp. Sci. 2549, 152 - 190. Springer, 2002.
-
(2002)
Concurrency and Hardware Design
-
-
Vogler, W.1
Wollowski, R.2
-
20
-
-
34547304462
-
Using Petri nets in the design process for interacting asynchronous sequential circuits
-
Dresden
-
Wendt, S.: Using Petri nets in the design process for interacting asynchronous sequential circuits, Proc. IFAC-Symp. on Discrete Systems, Vol.2, Dresden, 130-138. 1977.
-
(1977)
Proc. IFAC-Symp. on Discrete Systems
, vol.2
, pp. 130-138
-
-
Wendt, S.1
-
22
-
-
24644520224
-
Comprehensive Causal Specification of Asynchronous Controller and Arbiter Behaviour
-
A. Yakovlev, L. Gomes, L. Lavagno, Eds, Kluwer Academic Publishers
-
Wollowski, R., Beister, J.: Comprehensive Causal Specification of Asynchronous Controller and Arbiter Behaviour, Hardware Design and Petri Nets (A. Yakovlev, L. Gomes, L. Lavagno, Eds.), Kluwer Academic Publishers, 2000.
-
(2000)
Hardware Design and Petri Nets
-
-
Wollowski, R.1
Beister, J.2
-
23
-
-
0030290484
-
On the models for asynchronous circuit behaviour with or causality
-
Yakovlev, A., Kishinevsky, M., Kondratyev, A., Lavagno, L., Pietkiewicz-Koutny, M.: On the models for asynchronous circuit behaviour with or causality, Formal Methods in System Design, 9, 1996, 189-233.
-
(1996)
Formal Methods in System Design
, vol.9
, pp. 189-233
-
-
Yakovlev, A.1
Kishinevsky, M.2
Kondratyev, A.3
Lavagno, L.4
Pietkiewicz-Koutny, M.5
-
24
-
-
24644503601
-
Synthesis of Speed Independent Circuits Based on Decomposition
-
IEEE
-
Yoneda, T. Onda, H., Myers, C.: Synthesis of Speed Independent Circuits Based on Decomposition, ASYNC 2004, IEEE, 2004.
-
(2004)
ASYNC 2004
-
-
Yoneda, T.1
Onda, H.2
Myers, C.3
|