메뉴 건너뛰기




Volumn , Issue , 2005, Pages 2543-2546

Increased jitter sensitivity in continuous- and discrete-time ΣΔ modulators due to finite OpAmp settling speed

Author keywords

[No Author keywords available]

Indexed keywords

A/D CONVERTER; CLOCK-JITTER; DISCRETE-TIME; FINITE GAIN; GAIN BANDWIDTH; LOW-BANDWIDTH; NONIDEAL; SETTLING SPEED; SIGMA-DELTA; SWITCHED CAPACITOR;

EID: 34547240159     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465144     Document Type: Conference Paper
Times cited : (5)

References (7)
  • 2
    • 0033310595 scopus 로고    scopus 로고
    • Analysis of timing jitter in bandpass sigma-delta modulators
    • H. Tao, L. Toth, and J.M. Khoury, "Analysis of timing jitter in bandpass sigma-delta modulators," IEEE Trans. Circuits Syst. II, vol. 46, no. 8, pp. 991-1001, 1999.
    • (1999) IEEE Trans. Circuits Syst. II , vol.46 , Issue.8 , pp. 991-1001
    • Tao, H.1    Toth, L.2    Khoury, J.M.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.