Automatic generation of transaction level models for rapid design space exploration

CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis

Volumn , Issue , 2006, Pages 64-69

  Shin, Dongwan ^a   Gerstlauer, Andreas ^a   Peng, Junyu ^a   Dömer, Rainer ^a   Gajski, Daniel D ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Communication synthesis; Transaction level model

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; SPACE RESEARCH;

AUTOMATIC GENERATION; COMMUNICATION SYNTHESIS; SPACE EXPLORATION; TRANSACTION LEVEL MODELING;

LOGIC DESIGN;

EID: 34547165016     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176254.1176272     Document Type: Conference Paper

References (16)

1. M. Coppola, S. Curaba, M. Grammatikakis, and G. Maruccia. IPSIM: SystemC 3.0 enhancements for communication refinement. In Proc. of DATE'03.
2. CoWare Platform Architect. Available at http: //www.coware.com/products/ platformarchitect.php.
3. ARM MaxSim Tools. Available at http://www.arm.com/products/DevTools/ MaxSim.html.
4. T. Grötker, S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic Publishers, Mar. 2002.
5. D. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, Jan. 2000.
6. L. Cai, and D. D. Gajski. Transaction Level Modeling: An Overview. In Proc. of CODES+ISSS'03.
7. T. Y Yen, and W. Wolf. Communication synthesis for distributed embedded systems. In Proc. of ICCAD'95.
8. R. B Ortega, and G. Borriello. Communication synthesis for distributed embedded systems. In Proc. of ICCAD'98.
9. S. Pasricha, N. Dutt, and M. Ben-Romdhane. Extending the transaction level modeling approach for fast communication architecture exploration. In Proc. DAC'04
10. K. Lahiri, A. Raghunathan, and S. Dey. Efficient exploration of the SoC communication architecture design space. In Proc. ICCAD'00.
11. D. Lyonnard, S. Yoo, A. Baghdadi, and A. A. Jerraya. Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip. In Proc. DAC'01.
12. J. Peng. System-Level Automatic Model Refinement. PhD thesis, University of California, Irvine, Information and Computer Science, April 2004.
13. A. Gerstlauer, G. Schirner, D. Shin, and J. Peng. Necessary and sufficient functionality and parameters for SoC Communication. CECS, Univ. of California, Irvine, Tech. Rep. CECS-TR-06-1, May 2006.
14. G. Schirner, and R. Dömer. Quantitative analysis of transaction level models for the AMBA bus. In Proc. of DATE'06.
15. A. Wieferink, R. Leupers, G. Ascheid, H. Meyer, T. Michiels, A. Nohl and T. Kogel. Retargetable generation of TLM bus interfaces for MP-SoC platforms. In Proc. of CODES+ISSS'05.
16. H. Yu, A. Gerstlauer, and D. D. Gajski. RTOS scheduling in transaction level models. In Proc. of ISSS'03.