Isolation in commodity multicore processors

Computer

Volumn 40, Issue 6, 2007, Pages 49-59

  Aggarwal, Nidhi ^a   Ranganathan, Parthasarathy ^b   Jouppi, Norman P ^b   Smith, James E ^c  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b Hewlett Packard Laboratoies   (United States)

^c University of Wisconsin Madison   (United States)

Author keywords

Chip multiprocessors; Fault isolation; Multicore processors

Indexed keywords

EID: 34447317810     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2007.213     Document Type: Article

References (12)

1. This article is based on an earlier work: N. Aggarwal et al., "Configurable Isolation: Building High Availability Systems with Commodity Multicore Processors," Proc. Int'l Symp. Computer Architecture (ISCA 07), ACM Press, 2007; http://doi.acm.org/10.1145/ 1250662.1250720.
2. D. Patterson, "Recovery-Oriented Computing: A New Research Agenda for a New Century," keynote address, Proc. Int'l Symp. High-Performance Computer Architecture (HPCA 02), 2002; http://roc.cs.berkeley.edu/talks/pdf/HPCAkeynote.pdf.
3. R. Kumar et al., "Heterogeneous Chip Multiprocessors," Computer, Nov. 2005, pp. 32-38.
4. S. Borkar, "Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation," IEEE Micro Nov. 2005, pp. 10-16.
5. D. Bernick et al., "NonStop Advanced Architecture," Proc. Int'l Conf. Dependable Systems and Networks (DSN), IEEE CS Press, 2005, pp. 12-21.
6. T.C. Bressoud and F.B. Schneider, "Hypervisor-Based Fault Tolerance," ACM Trans. Computer Systems, Feb. 1996, pp. 80-107.
7. T.M. Austin, "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design," Proc. Int'l Symp. Microarchitecture (MICRO), IEEE CS Press, 1999, pp. 196-207.
8. E. Rotenberg, "AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors," Proc. Int'l Symp. Fault- Tolerant Computing, IEEE CS Press, 1999, pp. 84-91.
9. M. Gomaa et al., "Transient-Fault Recovery for Chip Multiprocessors," Proc. Int'l Symp. Computer Architecture (ISCA), IEEE CS Press, 2003, pp. 98-109.
10. J. Srinivasan et al., "The Case for Lifetime Reliability-Aware Microprocessors," Proc. Int'l Symp. Computer Architecture (ISCA 04), IEEE CS Press, 2004, pp. 276-287.
11. J.C. Smolens et al., Fingerprinting: Bounding Soft-Error Detection Latency and Bandwidth," Proc. Int'l Conf. Architecture Support for Programming Languages and Operating Systems (ASPLOS), ACM Press, 2004, pp. 224-234.
12. M.L. Fair et al., "Reliability, Availability, and Serviceability (RAS) of the IBM eServer z990," IBM J. Research and Development, Nov. 2004, pp. 519-534.