A versatile multimedia functional unit design using the spurious power suppression technique

2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006

Volumn , Issue , 2006, Pages 111-114

  Chen, Kuan Hung ^a   Chen, Yu Min ^a   Chu, Yuan Sun ^a   Guo, Jiun In ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

Low power; Multimedia; Versatile; VLSI design

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ENERGY DISSIPATION; INTEGRATED CIRCUIT LAYOUT; INTERPOLATION;

SPURIOUS POWER SUPPRESSION TECHNIQUE (SPST); VLSI DESIGN;

MULTIMEDIA SYSTEMS;

EID: 34250834462     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2006.357864     Document Type: Conference Paper

References (6)

1. K. H. Chen, K. C. Chao, J. I. Guo, J. S. Wang, and Y. S. Chu, "Design Exploration of A Spurious Power Suppression Technique (SPST) and Its Applications," IEEE Asian Solid-State Circuits Conf, pp. 341-344, Hsinchu, Taiwan, Nov. 1-3, 2005.
2. O. Chen, S. Wang, and Y. W. Wu, "Minimization of switching activities of partial products for designing low-power multipliers," IEEE Trans. VLSI, vol. 11, no. 3, pp. 418-433, June, 2003.
3. K. S. Chong, B. H. Gwee, and J. Chang, "A micropower low-voltage multiplier with reduced spurious switching," IEEE Trans. VLSI, vol. 13, no. 2, pp. 255-265, Feb. 2005.
4. H. H. Chang, S. H. Sun, and S. I. Liu, "A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL," IEEE Int. Solid-State Circuits Conf, vol. 1, pp. 434-505, Feb. 2003.
5. Y. J. Jung, S. W. Lee, D. Shim, W. Kim, C. Kim, and S. I. Cho, "A dual-loop delay-locked loop using multiple voltage-controlled delay lines," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 784-791, May 2001.
6. Artisan component, "TSMC 0.18-um process 1.8-volt SAGE-X standard cell library Data book," Sept. 2003.