Mismatch modeling and simulation methodology for predicting the output voltage variation of an LCD driver

2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005

Volumn , Issue , 2005, Pages 317-320

  Hoshino, Kozo ^a   Shimomura, Narakazu ^a  

^a SHARP CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC RESISTANCE; MATHEMATICAL MODELS; MOSFET DEVICES; SPICE; THRESHOLD VOLTAGE;

CURRENT GAIN; DRIFT RESISTANCE; OUTPUT VOLTAGE;

LIQUID CRYSTAL DISPLAYS;

EID: 34250721574     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2005.251729     Document Type: Conference Paper

References (7)

1. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching Properties of MOS Transistors," IEEE JSSC, vol. 24, no. 5, pp.1433-1440. Oct. 1989.
2. T. Serrano-Gotarredona, B. Linares-Barranco, "A 5-Parameter Mismatch Model for Short Channel MOS Transistors," ESSCIRC 1999, pp. 440-443, Sep. 1999.
3. P. G. Drennan and C. C. McAndrew, "A Comprehensive MOSFET Mismatch Model," IEDM 1999, pp. 167-170, Dec. 1999.
4. Q. Zhang, J. J. Liou, J. R. McMacken, J. Thomson and P. Layman, "SPICE Modeling and Quick Estimation of MOSFET Mismatch Based on BSIM3 Model and Parametric Tests," IEEE JSSC, vol. 36, no. 10, pp. 1592-1595, Oct. 2001.
5. J. A. Croon, S. Decoutere, W. Sansen, and H. E. Maes, "Physical modeling and prediction of the matching properties of MOSFETs," ESSDERC 2004, pp. 193-196, Sep. 2004.
6. S. J. Lovett, M. Welten, A. Mathewson, and B. Mason, "Optimizing MOS Transistor Mismatch," IEEE JSSC, vol. 33, no. 1, pp. 147-150, Jan. 1998.
7. Narain Arora, "MOSFET Models for VLSI Circuit Simulation" Springer-Verlag, pp. 102-108, pp. 276-287, pp. 310-312, 1993.