메뉴 건너뛰기




Volumn 3203, Issue , 2004, Pages 1139-1141

Intellectual property protection for RNS circuits on FPGAs

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NUMBERING SYSTEMS; TIMING CIRCUITS;

EID: 34249827485     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30117-2_149     Document Type: Conference Paper
Times cited : (8)

References (9)
  • 3
    • 0003195066 scopus 로고
    • The MD5 Message Digest Algorithm”
    • R.L. Rivest,“The MD5 Message Digest Algorithm” Rivest. Internet RFC 1321 (1992).
    • (1992) Rivest. Internet RFC , pp. 1321
    • Rivest, R.L.1
  • 6
    • 0035341947 scopus 로고    scopus 로고
    • Implementation of a Communications Channelizer using FPGAs and RNS Arithmetic
    • May
    • U. Meyer-Bäse, A. Garcia and F. J. Taylor, “Implementation of a Communications Channelizer using FPGAs and RNS Arithmetic”, Journal of VLSI Signal Processing, vol. 28, no. 1/2, pp. 115-128, May 2001.
    • (2001) Journal of VLSI Signal Processing , vol.28 , Issue.1-2 , pp. 115-128
    • Meyer-Bäse, U.1    Garcia, A.2    Taylor, F.J.3
  • 7
    • 0035473102 scopus 로고    scopus 로고
    • Fingerprinting Techniques for Field Programmable Gate Array Intellectual Property Protection,”
    • October
    • J. Lach, W.H. Mangione-Smith, M. Potkonjak, “Fingerprinting Techniques for Field Programmable Gate Array Intellectual Property Protection,” IEEE Transactions on Computer-Aided Design, 20(10):1253-61, October 2001.
    • (2001) IEEE Transactions on Computer-Aided Design , vol.20 , Issue.10 , pp. 1253-1261
    • Lach, J.1    Mangione-Smith, W.H.2    Potkonjak, M.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.