Online implementation of servo controllers using bit-streams

IEEE Region 10 Annual International Conference, Proceedings/TENCON

Volumn 2007, Issue , 2005, Pages

  Patel, N D ^a   Nguang, S K ^a   Coghill, G G ^a   Swain, A K ^a  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY CODES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LOGIC GATES; ONLINE SYSTEMS; REAL TIME CONTROL;

BIT STREAM CONTROLLERS; SERVO CONTROLLERS; TIME SIGNALS;

SERVOMECHANISMS;

EID: 34249289355     PISSN: 21593442     EISSN: 21593450     Source Type: Conference Proceeding    
DOI: 10.1109/TENCON.2005.301104     Document Type: Conference Paper

References (11)

1. J. J. D'Azzo and C. H. Houpis, Linear Control System Analysis and Design - Conventional and Modern. McGraw Hill, 1900.
2. K. Ogata, Discrete Time Control Systems, 2nd ed. New Jersey: Prentice Hall, 1995.
3. H. Hikawa, "Frequency-based multilayer neural network with on-chip learning and enhanced neuron characteristics," IEEE Transactions on Neural Networks, vol. 10, no. 3, pp. 545-553, May 1999.
4. Y. Maeda and T. Tada, "FPGA implementation of a pulse density neural network with learning ability using simultaneous perturbation," IEEE Transactions on Neural Networks, vol. 14, no. 3, pp. 688-695, May 2003.
5. D. Braendler, T. Hendtlass, and P. O'Donoghue, "Deterministic bitstream digital neurons," IEEE Transactions on Neural Networks, vol. 13, no. 6, pp. 1514-1525, Nov. 2002.
6. J. Mick and J. Brick, Bit Slice Microprocessor Design. New York: McGraw Hill, 1980.
7. A. Ohta, T. Isshiki, and H. Kunieda, "A new FPGA architecture for high performance bit-serial pipeline datapath," IEICE Trans. Fundamentals, vol. E83-A, no. 8, pp. 1663-1976, Aug. 2000.
8. D. Van Den Bout and I. Miller, T.K., "A digital architecture employing stochasticism for the simulation of hopfield neural nets," IEEE Transactions on Circuits and Systems, vol. 36, no. 5, pp. 732-738, May 1989.
9. Y. Kondo and Y. Sawada, "Functional abilities of a stochastic logic neural network," IEEE Transactions on Neural Networks, vol. 3, no. 3, pp. 434-443, May 1992.
10. M. van Daalen, T. Kosel, P. Jeavons, and J. Shawe-Thylor, "Emergent activation functions from a stochastic bit-stream neuron," Electronics Letters, vol. 30, no. 4, pp. 331-333, 17 February 1994.
11. D. Johns and D.M.Lewis. "IIR filtering on sigma-delta modulated signals," Electronic Letters, vol. 27, pp. 307-308, 14 February 1991.