Deterministic bit-stream digital neurons

IEEE Transactions on Neural Networks

Volumn 13, Issue 6, 2002, Pages 1514-1525

  Braendler, David ^a   Hendtlass, Tim ^a   O'Donoghue, Peter ^a  

^a SWINBURNE UNIVERSITY OF TECHNOLOGY   (Australia)

Author keywords

Neural hardware; Neural networks

Indexed keywords

COMPUTER HARDWARE; DATA STORAGE EQUIPMENT; FABRICATION; FIELD PROGRAMMABLE GATE ARRAYS; RANDOM PROCESSES;

STOCHASTIC BIT STREAMS;

NEURAL NETWORKS;

EID: 0036859658     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2002.804284     Document Type: Article

References (31)

1. J. Alspector, J. Gannett, S. Haber, M. Parker, and R. Chu, "A VLSI-efficient technique for generating multiple uncorrelated noise sources and its application to stochastic neural networks," IEEE Trans. Circuits Syst., vol. 38, pp. 109-123, Jan. 1991.
2. S. Bade and B. Hutchings, "FPGA-based stochastic neural networks: Implementation," in Proc. IEEE Workshop on FPGA's for Custom Computing Machines, D.A. Buell and K.L. Pocek, Eds., Napa, CA, Apr. 1994, pp. 189-198.
3. R. Battiti and G. Tecchiolli, "Training neural nets with the reactive tabu search," IEEE Trans. Neural Networks, vol. 6, pp. 1185-1200, Sept. 1995.
4. V. Beiu, "Optimal VLSI Implementations of Neural Networks: VLSI-Friendly Learning Algorithms," in Neural Networks and Their Applications, J.G. Taylor, Ed. New York: Wiley, 1996, ch. 18, pp. 255-276.
5. _, "How to build VLSI-efficient neural chips," presented at the International ICSC Symposium on Engineering of Intelligent Systems, 1998.
6. D. Braendler, "Implementing Neural Hardware With on Chip Training on Field Programmable Gate Arrays," Ph.D. dissertation, School Biophys. Electr. Eng., Swinburne Univ., Melbourne, Australia, 2002.
7. D. Braendler and T. Hendtlass, "The suitability of particle Swarm optimization for training neural hardware," presented at the 15th International Conference on Industrial and Engineering Applications of Artificial Intelligence and Expert Systems, June 2002, IEA/AIE-2002.
8. V. Draghici, S. Beiu, and I. Sethi, "A VLSI optimal constructive algorithm for classification problems," Smart Eng. Syst.: Neural Networks, Fuzzy Logic, Data Mining, Evol. Programming, vol. 7, pp. 145-151, 1997.
9. R. Duch, W. Adamczak, and K. Grabczewski, "A new methodology of extraction, optimization and application of crisp and fuzzy logical roles," IEEE Trans. Neural Networks, vol. 12, pp. 277-306, Mar. 2001.
10. W. Duch and J. Korczak, "Optimization and global minimization methods suitable for neural networks," Neural Comput. Surveys, 1999, submitted for publication.
11. T. Duong and T. Daud, "Cascade error projection: A learning algorithm for hardware implementation," in Proc. Int. Work Conf. Artificial Natural Neural Networks (IWANN), vol. 1, 1999, pp. 450-457.
12. R. Fisher, "The use of multiple measurements in taxonomic problems," Annu. Eugenics, pt. II, vol. 7, pp. 179-188, 1936.
13. N. Gershenfeld and A. Weigend, "The future of time series: Learning and understanding," in Time Series Prediction: Forecasting the Future and Understanding the Past, A.S. Weigend and N.A. Gershenfeld, Eds. Reading, MA: Addison-Wesley, 1993, pp. 1-70.
14. B. Girau, "FPNA: Interaction between FPGA and neural computation," Int. J. Neural Syst. (Special Issue on Hardware Implementations), vol. 10, no. 3, pp. 243-259, 2000.
15. M. Gschwind, V. Salapura, and O. Maischberger, "Space efficient neural net implementation," presented at the 1994 ACM 2nd Int. Workshop on Field-Programable Gate Arrays, Berkeley, CA, Feb. 1994.
16. J. Heemskerk, "Overview of neural hardware: Neurocomputers for brain-style processing, design, implementation and application," Ph.D. dissertation, Unit of Experimental and Theoretical Psychology, Leiden Univ., Leiden, The Netherlands, 1995.
17. M. Hoefeld and S. Fahlman, "Learning with limited numerical precision using the cascade-correlation algorithm," School Comput. Sci., Carnegie Mellon Univ., Pittsburgh, PA, Rep. CMU-CS-91-130, 1991.
18. J. Holt and J.-N. Hwang, "Finite precision error analysis of neural network hardware implementations," IEEE Trans. Comput., vol. 42, pp. 281-290, Mar. 1993.
19. P. Ienne and G. Kuhn, "Digital systems for neural networks," in Digital Signal Processing Technology, P. Papamichalis and R. Kerwin, Eds. Orlando, FL: SPIE Opt. Eng., 1995, vol. 57, pp. 311-45.
20. Y. Kondo and Y. Sawada, "Functional abilities of a stochastic logic neural network," IEEE Trans. Neural Networks, vol. 3, pp. 434-443, Mar. 1992.
21. T. Lindblad, C. Lindsey, J. Wlademark, and A. Eide, "Neural network chips," in Proc. 2nd Workshop I Applications Solar-Terrestrial Phys., Lund, Sweden, July 1997, ESA WPP-148, pp. 26-30.
22. C. Lindsey and T. Lindblad, "Review of hardware neural networks: A user's perspective," Int. J. Neural Syst., vol. 6, pp. 215-224, Sept. 1995.
23. D. Michie, D. Spiegelhalter, and C. Taylor, Eds., Machine Learning, Neural and Statistical Classification. New York: Ellis Horwood, 1994.
24. P. Moerland and E. Fiesler, "Hardware-friendly learning algorithms for neural networks: An overview," in Proc. 5th Int. Conf. Microelectronics Neural Networks Fuzzy Syst., 1996, pp. 117-124.
25. T. Schoenauer, A. Jahnke, U. Roth, and H. Klar, "Digital neurohardware: Principles and perspectives," in Proc. Neuronale Netze in der Anwendung, Magdeburg, Germany, Feb. 1998, pp. 101-106.
26. J. Smith, J. Everhart, W. Dickson, W. Knowler, and R. Johannes, "Using the ADAP learning algorithm to forecast the onset of diabetes mellitus," in Proc. Symp. Comput. Applicat. Medical Care, 1998, pp. 261-265.
27. M. van Daalen, P. Jeavons, J. Shawe-Taylor, and D. Cohen, "A device for generating binary sequences for stochastic computing," Inst. Elect. Eng. Electron. Lett., vol. 29, no. 1, pp. 80-81, 1993.
28. M. van Daalen, J. Zhao, and J. Shawe-Taylor, "Real time output derivatives for an on chip learning using digital stochastic bit-stream neurons," Electron. Lett., vol. 30, no. 21, pp. 1775-1777, 1994.
29. M. van Daalen, T. Kosel, and J. Shawe-Taylor, "Emergent activation functions from a stochastic bit-stream neuron," Electron. Lett., vol. 30, no. 4, pp. 331-333, 1994.
30. S. Weiss and I. Kapouleas, An Empirical Comparison of Pattern Recognition, NeuraI Nets and Machine Learning Classification Methods, J.W. Shavlik and T.G. Dietterich, Eds. San Mateo, CA: Morgan Kauffman, 1990.
31. Y. Xie and M. Jabri, "Training algorithms for limited precision feedforward neural networks," School of Electrical Engineering, Univ. Sydney, Australia, SEDAL Tech. Rep. 1991-8-3, 1991.