Instruction set emulation for rapid prototyping of SoCs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 562-567

  Schnerr, Jürgen ^a   Haug, Gunter ^a   Rosenstiel, Wolfgang ^a,b  

^a FZI RESEARCH CENTER FOR INFORMATION TECHNOLOGY   (Germany)

^b UNIVERSITY OF TÜBINGEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE AND SOFTWARE COMPONENTS; HARDWARE COMPONENTS; INSTRUCTION SET; INSTRUCTION SET SIMULATORS; PROCESSOR CORES; SOFTWARE COMPONENT; VLIW PROCESSOR;

COMPUTER SOFTWARE; EXHIBITIONS; HARDWARE; RAPID PROTOTYPING;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 34248567591     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253668     Document Type: Conference Paper

References (13)

1. K. Andrews and D. Sand. Migrating a CISC Computer Family onto RISC via Object Code Translation. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 213-222, 1992
2. C. Cifuentes and V. Malhotra. Binary Translation: Static, Dynamic, Retargetable? In Proceedings of the International Conference on Software Maintenance (ICSM), pages 340-349, 1996
3. A. Halambi, P. Grun, H. Tomiyama, N. Dutt, and A. Nicolau. Automatic Software Toolkit Generation for Embedded Systems-on-Chip. In Proceedings of the International Conference on VLSI and CAD (ICVC), pages 107-116, 1999
4. G. Haug, U. Kebschull, and W. Rosenstiel. VLIW Based Emulation of Digital Designs with the RAVE System. In Proceedings of the International High Level Design Validation and Test Workshop (HLDVT), 1999
5. G. Haug, U. Kebschull, and W. Rosenstiel. A Hardware Platform for VLIW Based Emulation of Digital Designs. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference, page 747, 2000
6. Infineon Technologies Corp. TriCore Architecture v1.3 Manual, 2000-01 edition, 2001
7. J. Gateley and M. Blatt et al. UltraSPARCTM-I Emulation. In Proceedings of the Design Automation Conference (DAC), pages 13-18, 1995
8. M. Keating and P. Bricaud. Reuse Methodology Manual For System-on-Chip Designs. Kluwer Academic Publishers, third edition, 2002
9. D. Lampret. OpenRISC 1200 IP Core Specification. Open-Cores, September 2001
10. J. A. Rowson. Hardware/Software Co-Simulation. In Proceedings of the Design Automation Conference (DAC), pages 439-440, 1994
11. Silicore Corporation. Specification for the: WISHBONE System-On-Chip (SoC) Interconnection Architecture for Portable IP Cores, January 2001
12. L. Séméria and A. Ghosh. Methodology for Hardware/ Software Co-verification in C/C++. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), pages 405-408, 2000
13. Texas Instruments Incorporated. TMS320C62xx CPU and Instruction Set Reference Guide, July 1997