Transistor-level optimization of supergates

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2006, Pages 682-690

  Kagaris, Dimitris ^a   Haniotakis, Themistoklis ^a  

^a Southern Illinois University at Carbondale   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP AREAS; COMPLEX GATES; OPTIMUM SOLUTION; SATISFACTORY SOLUTIONS; SERIES-PARALLEL; SIMPLIFIED EXPRESSIONS; VLSI DESIGN;

EID: 34247583528     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2006.139     Document Type: Conference Paper

References (10)

1. R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, A. Wang, "Multilevel Logic Optimization and the Rectangular Covering Problem," Proc. Int. Conf. Computer-Aided Design, 1987, pp. 66-69.
2. R. K. Brayton, "Factoring Logic Functions," IBM J. Res. Develop., vol. 31, no. 2, pp. 187-198, Mar.1987.
3. G. Caruso, "Near Optimal Factorization of Boolean Functions," IEEE Trans. Computer-Aided Design, vol. 10, no. 8, pp. 1072-1078, Aug 1991.
4. D. L. Dietmeyer, "Logic Design Automation of Fanin Limited NAND Networks," IEEE Trans. Comput., vol. 18, pp. 11-22, Jan. 1969.
5. D. L. Dietmeyer, Logic Design of Digital Systems, Allyn and Bacon, 1971.
6. Z. Kohavi, Switching and Finite Automata Theory, New York: McGraw-Hill, 1970.
7. C. R. Liu, J. A. Abraham. "Transistor Level Synthesis for Static CMOS Combinational Circuits," Proc. Great Lakes Symposium on VLSI, 1999, pp. 172-175.
8. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Reading, MA: Addison-Wesley, 1993.
9. M. Wu, W. Shu, and S. Chan, "A Unified Theory for MOS Circuit Design Switching Network Logic," Int. J. Electronics, vol. 58, no. 1, pp. 1-33, 1985.
10. J. Zhu, M. Abd-El-Barr, "On the Optimization of MOS Circuits," IEEE Trans. Circuits and Systems-I:Fundamental Theory and Applications, vol. 40, no. 6, pp. 412-422, June 1993.