Microelectronic retinal prosthesis: II. Use of high-voltage CMOS in retinal neurostimulators

Annual International Conference of the IEEE Engineering in Medicine and Biology - Proceedings

Volumn , Issue , 2006, Pages 4651-4654

  Dommel, N ^a,b   Wong, Y T ^a,b   Lehmann, T ^a,b   Byrnes Preston, P ^b   Lovell, N H ^a,b,c   Suaning, G J ^a,b,d  

^a IEEE   (Australia)

^b UNIVERSITY OF NEW SOUTH WALES   (Australia)

^c CSIRO   (Australia)

^d UNIVERSITY OF NEWCASTLE   (Australia)

Author keywords

Digital to analog converter (DAC); High voltage CMOS; Parallel neural stimulation; Vision prosthesis

Indexed keywords

HIGH VOLTAGE CMOS; NEUROSTIMULATORS; PARALLEL NEURAL STIMULATION; VISION PROSTHESIS;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; IMPLANTS (SURGICAL); MICROELECTRONICS; MOS DEVICES; VISION;

PROSTHETICS;

ARTICLE; ELECTRODE; ELECTRODE IMPLANT; ELECTROPHYSIOLOGY; ELECTROSTIMULATION; EQUIPMENT DESIGN; HUMAN; IMPLANTATION; METHODOLOGY; MICROELECTRODE; MONTE CARLO METHOD; PATHOLOGY; PROSTHESIS; RADIOFREQUENCY RADIATION; RETINA; RETINA DISEASE; TIME;

ELECTRIC STIMULATION; ELECTRODES; ELECTRODES, IMPLANTED; ELECTROPHYSIOLOGY; EQUIPMENT DESIGN; HUMANS; MICROELECTRODES; MONTE CARLO METHOD; PROSTHESIS DESIGN; PROSTHESIS IMPLANTATION; RADIO WAVES; RETINA; RETINAL DISEASES; TIME FACTORS;

EID: 34047184824     PISSN: 05891019     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEMBS.2006.259605     Document Type: Conference Paper

References (14)

1. F. Vanpoucke, A. Zarowski, and S. Peeters, "Identification of the impedance model of an implanted cochlear prosthesis from intracochlear potential measurements," IEEE Transactions on Biomedical Engineering, vol. 51, no. 12, pp. 2174-2183, 2004.
2. M. L. Hughes, K. R. Vander Werff, C. J. Brown, P. J. Abbas, D. M. Kelsay, H. F. Teagle, and M. W. Lowder, "A longitudinal study of electrode impedance, the electrically evoked compound action potential, and behavioral measures in nucleus 24 cochlear implant users," Ear And Hearing, vol. 22, no. 6, pp. 471-486, 2001.
3. G. J. Suaning, L. E. Hallum, P. J. Preston, and N. H. Lovell, "An efficient multiplexing method for addressing large numbers of electrodes in a visual neuroprosthesis," in 26th Annual International Conference of the IEEE-EMBS, San Francisco, CA USA, 2004, pp. 4174-4177.
4. Y. T. Wong, G. J. Suaning, S. Dokos, P. J. Preston, N. Dommel, D. Grace, and N. H. Lovell, "An fpga-based vision prosthesis prototype: Implementing an efficient multiplexing method for addressing electrodes," in 27th Annual International Conference of the IEEE-EMBS, Shanghai, China, 2005, pp. 5268-5271.
5. M. Ghovanloo and K. Najafi, "A compact large voltage-compliance high output-impedance programmable current source for implantable microstimulators," IEEE Transactions on Biomedical Engineering, vol. 52, no. 1, pp. 97-105, 2005.
6. W. Liu, M. Sivaprakasam, P. R. Singh, R. Bashirullah, and G. Wang, "Electronic visual prosthesis," Artificial Organs, vol. 27, no. 11, pp. 986-995, 2003.
7. M. Sivaprakasam, W. Liu, M. Humayun, and J. Weiland, "A variable range bi-phasic current stimulus driver circuitry for an implantable retinal prosthetic device," IEEE Journal of Solid-State Circuits, vol. 40, no. 3, pp. 763-771, 2005.
8. D. Johns and K. Martin, Analog Integrated Circuit Design, 1st ed. United States of America: John Wiley & Sons, Inc., 1997.
9. M. Mahadevappa, J. Weiland, D. Yanai, I. Fine, R. Greenberg, and M. Humayun, "Perceptual thresholds and electrode impedance in three retinal prosthesis subjects," IEEE Transactions on Neural Systems and Rehabilitation Engineering, vol. 13, no. 2, pp. 201-206, 2005.
10. A. Hastings, The Art of Analog Layout. Upper Saddle River, New Jersey, USA: Prentice Hall, 2001.
11. J. Lilly, J. Hughes, E. Alvord Jr., and T. Galkin, "Brief, noninjurious electric waveform for stimulation of the brain," Science, vol. 121, pp. 468-9, 1955.
12. Austriamicrosystems, "0.35um 50v cmos process parameters - eng - 238 revision 3.0," Austriamicrosystems AG, Tech. Rep., March 2005.
13. D. J. Friedman, "Some considerations in the use of quality control techniques in integrated circuit fabrication," International Statistical Review, Special Issue on Statistics in Industry, vol. 61, no. 1, pp. 97-107, 1993.
14. W. Posch, H. Enichlmair, E. Schirgi, and G. Rappitsch, "Statistical modelling of mos transistor mismatch for high-voltage cmos processes," Quality and Reliability Engineering International, vol. 21, no. 5, pp. 477-489, 2005.