Constructing portable compiled instruction-set simulators - An ADL-driven approach

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  D'Errico, Joseph ^a   Qin, Wei ^a  

^a Boston University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CODES (SYMBOLS); COMPUTER PROGRAMMING LANGUAGES; PORTABLE EQUIPMENT; SOFTWARE ENGINEERING;

INSTRUCTION SET SIMULATORS; INSTRUCTION-SET SIMULATORS; RUN TIME;

PROGRAM COMPILERS;

EID: 34047175492     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. http://www.microlib.org, 2005.
2. M. Bartholomeu, R. Azebedo, S. Rigo, and G. Araujo. Optimizations for compiled simulation using instruction type information. In Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing, pages 74-81, 2004.
3. F. Bellard, http://www.qemu.org, Sep 2005.
4. M. Burtscher and I. Ganusov. Automatic synthesis of high-speed processor simulators. In Proceedings of the 37th annual International Symposium on Microarchitecture, 2004.
5. B. Cmelik and D. Keppel. Shade: A fast instruction-set simulator for execution profiling. In Proceedings of the 1994 ACM SIGMETRICS Conference on the Measurement and Modeling of Computer Systems, pages 128-137, 1994.
6. A. Fauth, J. V. Praet, and M. Freericks. Describing instructions set processors using nML. In Proceedings of Conference on Design Automation and Test in Europe, pages 503-507, Paris, France, 1995.
7. Free Software Foundation, Inc. http://www.gnu.org/software/gdb/gdb.html, June 2005.
8. A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, and A. Hoffmann. A universal technique for fast and flexible instruction-set architecture simulation. In Proceedings of Design Automation Conference, pages 22-27, 2002.
9. S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr. LISA - machine description language for cycle-accurate models of programmable DSP architectures. In Proceedings of Design Automation Conference, pages 933-938, 1999.
10. M. Reshadi, P. Mishra, and N. Dutt. Instruction set compiled simulation: A technique for fast and flexible instruction set simulation. In Proceedings of Design Automation Conference, 2003.
11. K. Scott and J. Davidson. Strata: A software dynamic translation infastructure. In Proceedings of the IEEE 2001 Workshop on Binary Translation, 2001.
12. Standard Performance Evaluation Corporation, http://www.spec.org, Aug 2005.
13. E. Witchel and M. Rosenblum. Embra: Fast and flexible machine simulation. In Proceedings of the 1996 ACM SIGMETRICS Conference on the Measurement and Modeling of Computer Systems, pages 68-79, 1996.
14. J. Zhu and D. D. Gajski. A retargetable, ultra-fast instruction set simulator. In Proceedings of Conference on Design Automation and Test in Europe, 1999.