Techniques to enable FPGA based reconfigurable fault tolerant space computing

IEEE Aerospace Conference Proceedings

Volumn 2006, Issue , 2006, Pages

  Smith, Grant L ^a   De La Torre, Lou ^a  

^a Honeywell Space Systems Clearwater   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SELF CHECKING PAIR (SCP) MODE; SINGLE EVENT FUNCTIONAL INTERRUPTS (SEFIS); SINGLE EVENT UPSETS (SEUS);

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ERROR ANALYSIS; FAULT TOLERANT COMPUTER SYSTEMS; PROGRAM PROCESSORS; REDUNDANCY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34047162026     PISSN: 1095323X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. th Digital Avionics Systems, 2001. Oct 2001
2. AccelChip Inc, White Paper. "Comparison of Methods for Implementing DSP Algorithms", www.accelchip.com
3. Thomas Cesear, AccelChip Inc. White Paper. "Optimizing Performance of DSP Systems through Block Level Design", www.accelchip.com
4. E. R. Prado et al.,"A Standard Approach to Spaceborne Payload Data Processing", IEEE Aerospace Conference, March 2001.
5. F. Irom et al., "Single-Event Upset in Evolving Commercial Silicon-on-Insulator Microprocessor Technologies, Nuclear and Space Radiation Effects Conference 2003
6. Xilinx Corporation, "QPro Virtex 2.5V Radiation Hardened FPGA", Nov. 2001, Xilinx Paper, http://www.xilinx.com/
7. J.S. Donaldson, "Push the DSP Performance Envelope", Xilinx Xcell Journal, Spring 200 3
8. Mark Dunn, Xilinx Class V Flow Document, Custom Requirements for Xilinx Ceramic Flip Chip Package Assembly. Honeywell Internal Document Oct. 2005
9. P. Ellis and C. J. Walter, "Fault Tolerant Discovery and Formation Protocols for Autonomous Composition of Spacecraft Constellations", IEEE Aerospace Conference, 2003, pp 837-852.
10. Xilinx Corp. "Xilinx Single Event Effects 1st Consortium Report, VirtexII Static SEU Characterization", Jan. 2004
11. C. Yui, G. Swift, Carl Carmichael, Rocky Koga and Jeffrey George, "SEU Mitigation Testing of Xilinx VirtexII FPGAs", Candice Poster Session NSREC Monterrey, 2003
12. Steven Leibson, Technology Evangelist, Tensilica, Inc "Configurable Processors What, Why, How". June 2005, http://www.tensilica.com/
13. Michael Caffrey, Paul Graham, Eric Johnson, and Michael Wirthlin, Los Alamos National Labs and BYU, "Single-Event Upsets in SRAM FPGAs" MAPLD 2002 Paper P8.
14. Austin Lesea, Xilinx Corporation "Virtex-4 Reduces Soft Errors Rates Six Times" October 2005 Tech eXclusive Article, http://www.xilinx.com/
15. Jeremy Ramos, Dean Brenner Honeywell Corp "EAFTC: An Enabling Technology for COTS based Space Computing" MAPLD 2005