Satisfiability-based framework for enabling side-channel attacks on cryptographic software

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2, Issue , 2006, Pages

  Potlapally, Nachiketh R ^a   Raghunathan, Anand ^b   Ravi, Srivaths ^b   Jha, Niraj K ^a   Lee, Ruby B ^a  

^a Princeton University   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BOOLEAN ALGEBRA; COMPUTER CRIME; CRYPTOGRAPHY; INFORMATION THEORY; PROBLEM SOLVING; SECURITY OF DATA;

CRYPTOGRAPHIC ALGORITHMS; CRYPTOGRAPHIC SYSTEMS; INFORMATION LEAKAGE; SIDE CHANNEL ATTACKS;

COMPUTER SOFTWARE;

EID: 34047141132     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244158     Document Type: Conference Paper

References (30)

1. E. Biham and A. Shamir, "Differential cryptanalysis of the full 16-round DES," in Proc. Advances in Cryptology (CRYPTO '92), pp. 487-496, Aug. 1992.
2. M. Matsui, "Linear cryptanalysis method for DES cipher," in Proc. Advances in Cryptology (CRYPTO '94), pp. 386-397, Aug. 1994.
3. P. Kocher, "Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems," in Proc. Advances in Cryptology (CRYPTO '96), pp. 104-113, Aug. 1996.
4. P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," in Proc. Advances in Cryptology (CRYPTO '99), pp. 388-397, Aug. 1999.
5. T. Messerges, E. A. Dabbish, and R. H. Sloan, "Examining smartcard security under the threat of power analysis attacks," IEEE Trans. Computers, vol. 51, pp. 541-552, May 2002.
6. W. van Eck, "Electromagnetic radiation from video display units: An eavesdropping risk," Computers and Security, vol. 4, pp. 269-288, 1985.
7. D. Boneh, R. A. Demillo, and R. J. Lipton, "On the importance of checking cryptographic protocols for faults," in Proc. Advances in Cryptology (Eurocrypt '97), pp. 37-51, May 1997.
8. J. Kelsey, B. Schneier, D. Wagner, and C. Hall, "Side channel cryptanalysis of product ciphers," J. Computer Security, vol. 8, no. 2, pp. 141-158, 2000.
9. L. Benini, A. Macii, E. Macii, E. Omerbegovic, M. Poncino, and F. Pro, "A novel architecture for power maskable arithmetic units," in Proc. Great Lakes Symp. VLSI, pp. 136-140, Apr. 2003.
10. H. Saputra, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, R. Brooks, S. Kim, and W. Zhang, "Masking the energy behavior of DES encryption," in Proc. Design Automation & Test in Europe Conf., pp. 10084-10089, Mar. 2003.
11. K. Tiri and I. Verbauwhede, "Securing encryption algorithms against DPA at the logic level: Next generation smart card technology," in Proc. Cryptographic Hardware and Embedded Systems, pp. 125-136, 2003.
12. J. S. Coron, D. Naccache, and P. Kocher, "Statistics and information leakage," ACM Trans. Embedded Comput. Systems, vol. 3, pp. 492-508, Aug. 2004.
13. J. Viega, Protecting Sensitive Data in Memory. http://www-106.ibm.com/developerworks/security/library/, 2001.
14. J. Whittaker and H. H. Thompson, "Security bugs exposed: A system-atic approach to uncovering software vulnerabilities," Software Testing and Quality Engineering, pp. 28-32, Mar. 2003.
15. J. Chow, B. Pfaff, T. Garfinkel, K. Christopher, and M. Rosenblum, "Understanding data lifetime via whole system simulation," in Proc. USENIX Security Symp., pp. 321-336, Aug. 2004.
16. Safenet Inc., Better Hardware Security Modules Through Better Design. http://www.safenetinc.eom/library/8/HSM_Design_principles.pdf, 2002.
17. L. Zhang and S. Malik, "The quest for efficient Boolean satisfiability solvers," in Proc. Int. Conf. Computer-Aided Verif., pp. 17-36, July 2002.
18. N. Een and N. Sorenson, "An extensible SAT solver," in Proc. Int. Conf. Theory & Appl. Satisfiability Testing, May 2003.
19. I. Schaumuller-Bichl, "Cryptanalysis of the data encryption standard by the method of formal coding," in Proc. Advances in Cryptology (Eurocrypt '82), pp. 235-255, May 1982.
20. F. Massacci and L. Marraro, "Logical cryptanalysis as a SAT problem," J. Automated Reasoning, vol. 24, pp. 165-203, Feb. 2000.
21. S. Garfinkel and A. Shelat, "Remembrance of data passed," IEEE Security and Privacy, vol. 1, pp. 17-27, Feb. 2003.
22. P. Broadwell, M. Harren, and N. Sastry, "Scrash: A system for generating secure crash information," in Proc. USENIX Security Symp., Aug. 2003.
23. V. Paretsky, The Role of Hardware in Exposing Security Breaches. http://www.ddj.com/print, 2005.
24. C. Percival, Cache Missing for Fun and Profit. http://www.daemonology.net/papers/htt.pdf, 2005.
25. R. J. Anderson and M. G. Kuhn, "Tamper resistance - A cautionary note," in Proc. USENIX Wkshp. Electronic Commerce, 1996.
26. D. Farmer and W. Venema, The Coroner's Toolkit. http://www.porcupine.org/forensics/tct.html, 2005.
27. J. Whittaker, "Why secure applications are difficult to write," IEEE Security and Privacy, vol. 1, pp. 81-83, Mar. 2003.
28. National Institute of Standards and Technology, Federal Information Processing Standard 46-3. http://csrc.nist.gov/publications/fips/fips46-3/ fips46-3.pdf, 1999.
29. Xtensa Application Specific Microprocessor Solutions - Overview Handbook. Tensilica Inc. (http://www.tensilica.com), 2001.
30. B. Schneier, Applied Cryptography: Protocols, Algorithms and Source Code in C. John Wiley and Sons, 1996.