Parallel co-simulation using virtual synchronization with redundant host execution

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Kim, Dohyung ^a   Ha, Soonhoi ^b   Gupta, Rajesh ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATA REDUCTION; REDUNDANCY; SYNCHRONIZATION; VIRTUAL REALITY;

DATA DEPENDENCY; TIME SYNCHRONIZATION; TRACE GENERATION; VIRTUAL SYNCHRONIZATION;

COMPUTER SIMULATION;

EID: 34047136635     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244001     Document Type: Conference Paper

References (13)

1. J. Jung, S. Yoo, and K. Choi, "Performance improvement of multi-processor systems cosimulation based on SW analysis ", DATE Conference and Exhibition, pp.749-753, Mar. 2001
2. D. Kim, Y.Yi and S. Ha, "Trace-Driven HW/SW Cosimulation Using Virtual Synchronization Technique", In Proc. of 42nd Design Automation Conference (DAC '05), June 2005.
3. D. Nicol, and Ph. Heidelberger, "Parallel Execution for Serial Simulators", ACM Transactions on Modeling and Computer Simulation, vol. 6, no. 3, July 1996, pp. 210-242
4. R. M. Fujimoto, "Parallel Discrete Event Simulation", Communication of the ACM, Oct. 1990, Vol. 33, No. 10, pp. 30-53
5. N. Manjikian, "Parallel Simulation of Multiprocessor Execution: Implementation and Results for SimpleScalar," Proceedings of the 2001 IEEE Symposium on Performance Analysis of Systems and Software, Arizona, Nov. 4-6, 2001, pp. 147-151.
6. S. S. Mukherjee et al., "A Fast and Portable Parallel Architecture Simulator: Wisconsin Wind Tunnel II", IEEE Concurrency, 8(4): 12-20, October-December 2000.
7. S. Yoo and K. Choi, "Optimistic Distributed Timed Cosimulation Based on Thread Simulation Model", Proc. of Proc. 6th Int'l Workshop on Hardware/Software Co-Design, Mar. 1998.
8. D. Kim, C. Rhee, and S. Ha, "Combined Data-driven and Event-driven Scheduling Technique for Fast Distributed Co-simulation", IEEE Transactions on Very large Scale Integration Systems Vol. 10 pp 672-679 Oct. 2002
9. G. Yang, A. Sangiovanni-Vincentelli, Y. Watanabe, F. Balarin, "Seperation of Concerns: Overhead in Modeling and Efficient Simulation techniques", Proceedings of the 4th ACM International Conference on Embedded Software, 2004, pp. 44-53.
10. A. Pimentai, L. Hertzberger, P. Lieverse, van der Wolf P., E. Deprettere, "Exploring Embedded-Systems Architectures with Artemis", Computer, vol. 34, no. 11, 2001, pp. 57-63.
11. D. Burger and T. Austin, "The SimpleScalar Toolset, Version 2.0," University of Wisconsin-Madison Computer Sciences Department Technical Report #1342, June 1997.
12. S. Wang et al., "Modeling and Integration of Peripheral Devices in Embedded Systems", In Proc. Design Automation and Test in Europe, Mar. 2003
13. http://peace.snu.ac.kr/research/peace/