Parallel simulation of multiprocessor execution: Implementation and results for SimpleScalar

2001 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2001

Volumn , Issue , 2001, Pages 147-151

  Manjikian, Naraig ^a  

^a QUEEN S UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; MULTIPROCESSING SYSTEMS; PARALLEL PROCESSING SYSTEMS; SIMULATORS;

COMPUTING ARCHITECTURE; DETAILED MODELING; MULTIPROCESSOR SIMULATION; OUT-OF-ORDER PROCESSORS; PARALLEL SIMULATIONS; PARALLELIZATIONS; TARGET SIMULATORS; TARGET SYSTEMS;

COMPUTER ARCHITECTURE;

EID: 34047091921     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2001.990691     Document Type: Conference Paper

References (12)

1. D. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. Tech. Report 1342, Computer Sciences Department, University of Wisconsin-Madison, June 1997.
2. B. Cmelik and D. Keppel. Shade: A fast instruction-set simulator for execution profiling. In Proceedings of the 1994 ACM SIGMETRICS Conference on the Measurement and Modeling of Computer Systems, pages 128-137, May 1994.
3. N. Manjikian. Multiprocessor enhancements of the SimpleScalar tool set. ACM SIGARCH Computer Architecture News, 29(1):8-15, March 2001. Software available at www.simplescalar.org.
4. S. S. Mukherjee, S. K. Reinhardt, B. Falsafi, M. Litzkow, S. Huss-Lederman, M. D. Hill, J. R. Larus, and D. A. Wood. Fast and portable parallel architecture simulators: Wisconsin Wind Tunnel II. IEEE Concurrency, 8(4): 12-20, October-December 2000.
5. V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM reference manual - version 1.0. Tech. Report 9705, Dept. of Electrical and Computer Eng., Rice University, August 1997.
6. R. Rajwar, A. Kägi, and J. R. Goodman. Improving the throughput of synchronization by insertion of delays. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA), Toulouse, France, January 2000.
7. S. K. Reinhardt, M. D. Hill, J. R. Larus, A. R. Lebeck, J. C. Lewis, and D. A. Wood. The Wisconsin Wind Tunnel: Virtual prototyping of parallel computers. In Proceedings of the 1993 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 48-60, Santa Clara, CA, May 1993.
8. M. S. Rosenblum, E. Bugnion, S. Devine, and S. A. Herrod. Using the SimOS machine simulator to study complex computer systems. ACM Transactions on Modeling and Computer Simulation, 7(1):78-103, 1997.
9. E. Schnarr and J. R. Larus. Fast out-of-order processor simulation using memoization. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 283-294, San Jose, CA, October 1998.
10. G. S. Sohi. Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers. IEEE Transcations on Computers, 39(3):349-359, March 1990.
11. J. E. Veenstra and R. J. Fowler. MINT: A front end for efficient simulation of shared-memory multiprocessors. In Proceedings of the 2nd International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, pages 201-207, Durham, NC, January 1994.
12. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36, Santa Margherita Ligure, Italy, June 1995.