Design with race-free hardware semantics

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Schaumont, Patrick ^a   Shukla, Sandeep ^a   Verbauwhede, Ingrid ^b  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; HAZARDS AND RACE CONDITIONS; SYSTEMS ANALYSIS;

FINITE-STATEMACHINES WITH DATAPATHS (FSMD); HARDWARE MODELING; KAHN PRINCIPLE;

SEMANTICS;

EID: 34047118169     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.243956     Document Type: Conference Paper

References (17)

1. S. Edwards, L. Lavagno, E. Lee, A. Sangiovanni-Vincentelli, "Design of Embedded Systems: Formal Models, Validation, and Synthesis," Proceedings of the IEEE, 85(3):366-390, 1997.
2. OSCI, "Non-deterrninism in SystemC", Ch. 5.6 in "Functional Specification for SystemC 2.0", v. 2.0-Q, [Online]. Available: http://www.systemc.org
3. M. Turpin, 'The dangers of living with an X", presented at Synopsys Users Group Meeting, Boston, 2003.
4. S. Edwards, O. Tardieu, "SHIM: A Deterministic Model for Heterogeneous Embedded Systems," IEEE Proc. EMSOFT 2005.
5. A. Jerraya, W. Wolf, "Hardware/software interface codesign for embedded systems," IEEE Computer, 38(2):63-69, Feb 2005.
6. N. Lynch, E. Tuttle, "An Introduction to Input/Output automata," CWI-Quarterly, 2(3):219-246, September 1989.
7. G. Kahn, "The semantics of a simple language for parallel programming," Information Processing 74, 1974.
8. N. Lynch, K. Stark, "A proof of the Kahn principle for input/output automata," Information and Computation archive, 82(1):81-92, 1989.
9. D. Potop, "The Kahn principle for networks of synchronous endochronous," Proc. of FMGALS 2003.
10. M. Davio, L. Deschamps, M. Thayse, "Digital Systems with Algortihm Implementation," Wiley and Sons, 1983.
11. P. Schaumont, D. Ching, I. Verbauwhede, "An Interactive Codesign Environment for Domain-specific Coprocessors," ACM Transactions on Design Automation of Electronic Systems, to appear.
12. D. Hwang, K. Tiri, A. Hodjat, B. Lai, S. Yang, P. Schaumont, I. Verbauwhede, "AES-Based Cryptographic and Biometrie Security Coprocessor IC in 0.18-um CMOS Resistant to Side-Channel Power Analysis Attacks," 2005 Symposium on VLSI Circuits, Kyoto.
13. J. Steensgaard-Madsen, J. Madsen, "Introduction to Codesign", [Online]. Available: http://www.imm.dtu.dk/courses/02130/02130/ web/
14. C. Cummings, "Verilog Nonblocking Assignments With Delays, Myths & Mysteries," Synopsys User Group Meeting (SNUG), Boston, 2002.
15. Arvind, R. Nikhil, D. Rosenband, N. Dave, "High-level Synthesis: An Essential Ingredient for Designing Complex ASICs," Proc. International Conference on Cornputer-Aided Design (ICCAD), 2005.
16. Celoxica, "Handel-C," [Online]. Available: http:// www.celoxoca.com
17. C. Cummings, L. Bening, "SystemVerilog 2-State Simulation Performance and Verification Advantages", Synopsus User Group Meeting (SNUG), Boston, 2004.