A spread spectrum clock generator for SATA-II

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 2643-2646

  Chen, Wei Ta ^a   Hsu, Jen Chien ^a   Lune, Hong Wen ^b   Su, Chau Chin ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b NATIONAL CENTRAL UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS GENERATORS; AT ATTACHMENTS; CMOS TECHNOLOGY; DELTA SIGMA MODULATOR; FRACTIONAL-N; PEAK AMPLITUDE; POWER DISSIPATION; SPREAD SPECTRA; SPREAD SPECTRUM CLOCK GENERATOR; SPREAD SPECTRUM CLOCKING; SPREAD-SPECTRUM MODE; TRIANGULAR WAVEFORM;

CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; ELECTRIC CLOCKS; FREQUENCY MODULATION; JITTER; MODULATORS; PHASE LOCKED LOOPS;

SPECTRUM ANALYSIS;

EID: 33947660262     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465169     Document Type: Conference Paper

References (7)

1. Serial ATA Workgroup "SATA: Hugh speed Serialized AT Attachment", Revision 1.0, 26-May-2004,
2. J.G. Manteatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques IEEE J. Solid-State Circuits, Vol.31, No.11, Nov, 1996.
3. Shi-Dai Mai, "Multi-module synchronization methodology" Master Degree dissertation of National Central University 2002.
4. J. Yuan and C. Svensson, "High speed CMOS circuit technique," IEEE Journal of Solid-State Circuits, Vol. 24, Feb,1989.
5. M. Kozak and I. Kale, "A pipelined noise shaping coder for fractional-N frequency synthesis," IEEE Trans. Instrumentation and Measurement, vol. 50, pp. 1154-1160, Oct. 2001.
6. D. Theil et al., "A fully integrated CMOS frequency synthesizer for Bluetooth," IEEE Radio Frequency Integrated Circuit Symposium, pp. 103-106, 2001.
7. W. Rhee, B.-S. Song and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order ?S modulator" IEEE J. Solid-State Circuits, vol. 35, pp. 1453-1460, Oct. 2000.