메뉴 건너뛰기




Volumn 54, Issue 2, 2007, Pages 127-130

Exploiting gate leakage in deep-submicrometer CMOS for input offset adaptation

Author keywords

Adaptation; deep submicrometer; gate leakage; offset cancellation

Indexed keywords

ADAPTIVE FILTERING; GATES (TRANSISTOR); HIGH PASS FILTERS; MICROMETERS; SEMICONDUCTOR DEVICE STRUCTURES;

EID: 33947609194     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.886241     Document Type: Article
Times cited : (3)

References (11)
  • 5
    • 23144438334 scopus 로고    scopus 로고
    • A floating-gate comparator with automatic offset adaptation for 10-bit data conversion
    • Jul.
    • Y. L. Wong, M. H. Cohen, and P. A. Abshire, “A floating-gate comparator with automatic offset adaptation for 10-bit data conversion,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 7, pp. 1316–1326, Jul. 2005.
    • (2005) IEEE Trans. Circuits Syst. I, Reg. Papers , vol.52 , Issue.7 , pp. 1316-1326
    • Wong, Y.L.1    Cohen, M.H.2    Abshire, P.A.3
  • 6
    • 0036978625 scopus 로고    scopus 로고
    • A new family of low-voltage circuits based on quasi-floating gate transistors
    • C. Urquidi, J. Ramirez-Angulo, R. Gonzalez-Carvajal, and A. Torralba, “A new family of low-voltage circuits based on quasi-floating gate transistors,” in Proc. MWSCAS, 2002, pp. 93–96.
    • (2002) Proc. MWSCAS , pp. 93-96
    • Urquidi, C.1    Ramirez-Angulo, J.2    Gonzalez-Carvajal, R.3    Torralba, A.4
  • 7
    • 33947598977 scopus 로고    scopus 로고
    • Non-volatile and volatile floting-gate circuits and programming techniques
    • Ph.D. dissertation, Oslo, Norway
    • O. Næss, “Non-volatile and volatile floting-gate circuits and programming techniques,” Ph.D. dissertation, Dept, of Informatics, University of Oslo, Oslo, Norway, 2005.
    • (2005) Dept, of Informatics, University of Oslo
    • Næss, O.1
  • 8
    • 0000928931 scopus 로고
    • Electron emission in intense electric fields
    • R. Fowler and L. Nordheim, “Electron emission in intense electric fields,” in Proc. Roy. Soc. London A, 1928, vol. 119, no. 781, pp. 173–181.
    • (1928) Proc. Roy. Soc. London A , vol.119 , Issue.781 , pp. 173-181
    • Fowler, R.1    Nordheim, L.2
  • 10
    • 0028430427 scopus 로고
    • 2 breakdown model for very low voltage lifetime extrapolation
    • May
    • 2 breakdown model for very low voltage lifetime extrapolation,” IEEE Trans. Electron Devices, vol. 41, no. 5, pp. 761–767, May 1994.
    • (1994) IEEE Trans. Electron Devices , vol.41 , Issue.5 , pp. 761-767
    • Schuegraf, K.1    Hu, C.2
  • 11
    • 0042697357 scopus 로고    scopus 로고
    • Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits
    • Feb.
    • K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” Proc. IEEE, vol. 91, no. 2, pp. 305–327, Feb. 2003.
    • (2003) Proc. IEEE , vol.91 , Issue.2 , pp. 305-327
    • Roy, K.1    Mukhopadhyay, S.2    Mahmoodi-Meimand, H.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.