A modified ant colony algorithm for evolutionary design of digital circuits

2003 Congress on Evolutionary Computation, CEC 2003 - Proceedings

Volumn 1, Issue , 2003, Pages 708-715

  Abd El Barr, Mostafa ^a   Sait, Sadiq M ^a   Sarif, Bambang A ^a   Al Saiari, Uthman ^a  

^a KING FAHD UNIVERSITY OF PETROLEUM AND MINERALS   (Saudi Arabia)

Author keywords

[No Author keywords available]

Indexed keywords

ANT COLONY OPTIMIZATION; ARTIFICIAL INTELLIGENCE; CALCULATIONS; HARDWARE; MULTIOBJECTIVE OPTIMIZATION;

ANT COLONIES; ANT COLONY ALGORITHMS; BIOLOGICAL ORGANISMS; EVOLUTIONARY DESIGN; HARDWARE DESIGN; NOVEL DESIGN; PARADIGM SHIFTS; SYNTHESIS PROCEDURE;

ALGORITHMS;

EID: 33947575605     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CEC.2003.1299645     Document Type: Conference Paper

References (17)

1. M. Dorigo, M. Maniezzo, and A. Colorni, The Ant Systems: An Autocatalytic Optimizing Process. Revised91-016, Dept, of Electronica, Milan Polytechnic, 1991.
2. Hugo De Garis. Evolvable Hardware: Genetic Programming of a Darwin Machine. Proceedings of the International Conference in Innsbruck, Austria, pages 441-449. Springer-Verlag. 1993.
3. Susfiil J. Louis. Genetic Algorithms as a Computational Tool for Design. PhD thesis. Department of Computer Science, Indiana University, Aug. 1993.
4. Adrian Thompson. Silicon Evolution. Proceedings of the First Annual Con ference on Generic Programming, pages 444-452, MIT Press, 1996.
5. J. F. Miller, D. Job. and Vassilev V. K. Principles in the Evolutionary Design of Digital Circuits - Part I. Journal of Genetic Programming and Evolvable Machines. 1(1):8-35, 2000.
6. J. F. Miller and P. Thomson. A Developmental Method for Growing Graphs and Circuits. Fifth International Conference on Evolvable Svstems: From Biology to Hardware. 2606:93-104, Mar. 2003.
7. T. Fogarty, J. F. Miller, and P. Thomson. Evolving Digital Logic Circuits on Xilinx 6000 Family FPGAs. The 2nd Online Conference on Soft Computing in-Engineering Design and Manufacturing, pages 299-305, Springer-Verlag, London, 1998.
8. J. F. Miller, T. Fogarty, and P. Thomson. Designing Electronic Circuits Using Evolutionary Algorithms. Arithmetic Circuits: A Case Study. Genetic Algorithms and Evolution Strategy in Engineering and Computer Science, John Wiley and Sons, Chichester, pages 105-131. 1998
9. C. A. Coello and A. H. Aguirre., Evolutionary Multiobjective Design of Combinational Logic Circuits. Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware, pages 161-170. Jul. 2000.
10. C. A. Coello, A. D. Christiansen, and A. H. Aguirre. Ant Colony System for the Design of Combinational Logic Circuits. Evolvable Svstems: From Biology to Hardware. Edinburgh, Scotland, pages 21-30, April Springer Verlag, 2000.
11. C. A. Coello and Hernandez Luna and Erika and A. H. Aguirre. Use of Particle Swarm Optimization to Design Combinational Logic Circuits. Evolvable Systems: From Biology to Hardware. 5th International Conference. ICES 2003. 2606:398-409, Mar. 2003.
12. R. S. Zebulum, M. A. Pacheco, and Marley Vellasco. Evolvable Systems in Hardware Design: Taxonomy, Survey and Applications. Evolvable System: From Biology to Hardware. Proceeding of the First International Conference. ICES 96 Tsukba. Japan, Lecture Notes in Computer Science, 1259:344-358, Oct. 1997
13. R. S. Zebuium, M. A. Pacheco, and Maria Vellasco Evolutionary Electronics: Automatic Design of Electronic Circuits and Systems by Genetic Algorithms. CRC Press. 2002.
14. Xin Yao and Tetsuya Higuchi. Promises and Challenges of Evolvable Hardware. IEEE Trans, on Systems. Man, and Cybernetics - Part C: Applications and Reviews, 29 (l):87-97. 1999.
15. Srinivas Devadas and Sharad Malik. A Survey of Optimization Techniques. Targeting Low Power VLSI Circuits. 32nd ACM/IEEE Design Automation Conference. pages 242-247. 1995.,;
16. T. Stutzle and H. Hoos. Improvements of the ant system: Introducing MAX-MIN ant system. Proceeding of the International Conference on Artificial Neural Networks and Genetic Algorithms, pages 245-249, 1997.
17. MOS1S Standard Cell Library for CMOS. http://www.mosis.org/Technical/ Designsupport/stdcell-library-scmos.html.