메뉴 건너뛰기




Volumn 54, Issue 1, 2007, Pages 86-90

Design of 1-D Stable Variable Fractional Delay IIR Filters

Author keywords

Digital filters; infinite impulse response (IIR) filters; variable fractional delay (VFD) filters

Indexed keywords

ACTIVE FILTERS; DESIGN; OPTIMIZATION; POLYNOMIALS;

EID: 33847676419     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.882802     Document Type: Article
Times cited : (18)

References (12)
  • 1
    • 0033308746 scopus 로고    scopus 로고
    • An improved weighted least-squares design for variable fractional delay FIR filters
    • Aug.
    • W. S. Lu and T. B. Deng, “An improved weighted least-squares design for variable fractional delay FIR filters,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 8, pp. 1035–1040, Aug. 1999.
    • (1999) IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , vol.46 , Issue.8 , pp. 1035-1040
    • Lu, W.S.1    Deng, T.B.2
  • 2
    • 0003021486 scopus 로고    scopus 로고
    • Design and properties of polynomial-based fractional delay filters
    • J. Vesma and T. Saramaki, “Design and properties of polynomial-based fractional delay filters,” in Proc. Int. Symp. Circuits Syst., 2000, pp. 1-104–1-107.
    • (2000) Proc. Int. Symp. Circuits Syst. , pp. 1-104-1-107
    • Vesma, J.1    Saramaki, T.2
  • 3
    • 0035355466 scopus 로고    scopus 로고
    • Discretization-free design of variable fractional-delay FIR filters
    • Jun.
    • T. B. Deng, “Discretization-free design of variable fractional-delay FIR filters,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 6, pp. 637–644, Jun. 2001.
    • (2001) IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , vol.48 , Issue.6 , pp. 637-644
    • Deng, T.B.1
  • 5
    • 4744362974 scopus 로고    scopus 로고
    • Closed-form design of all-pass fractional delay filters
    • Oct.
    • S. C. Pei and P. H. Wang, “Closed-form design of all-pass fractional delay filters,” IEEE Trans. Signal Proces. Lett., vol. 11, no. 10, pp. 788–791, Oct. 2004.
    • (2004) IEEE Trans. Signal Proces. Lett. , vol.11 , Issue.10 , pp. 788-791
    • Pei, S.C.1    Wang, P.H.2
  • 6
    • 0036290981 scopus 로고    scopus 로고
    • Design of 1-D and 2-D variable fractional delay allpass filters using weighted least-squares method
    • Oct.
    • C. C. Tseng, “Design of 1-D and 2-D variable fractional delay allpass filters using weighted least-squares method,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 10, pp. 1413–1422, Oct. 2002.
    • (2002) IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. , vol.49 , Issue.10 , pp. 1413-1422
    • Tseng, C.C.1
  • 7
    • 33847678956 scopus 로고    scopus 로고
    • Noniterative WLS design of allpass variable fractional-delay digital filters
    • Feb.
    • T. B. Deng, “Noniterative WLS design of allpass variable fractional-delay digital filters,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, pp. 358–371, Feb. 2006.
    • (2006) IEEE Trans. Circuits Syst. I, Reg. Papers , vol.53 , pp. 358-371
    • Deng, T.B.1
  • 8
    • 4344584168 scopus 로고    scopus 로고
    • An algorithm for the optimization of adjustable fractional-delay all-pass filters
    • J. Yli-Kaakinen and T. Saramaki, “An algorithm for the optimization of adjustable fractional-delay all-pass filters,” in Proc. Int. Symp. Circuits Syst., 2004, vol. 3, pp. 153–156.
    • (2004) Proc. Int. Symp. Circuits Syst. , vol.3 , pp. 153-156
    • Yli-Kaakinen, J.1    Saramaki, T.2
  • 9
    • 0024771240 scopus 로고
    • A design technique for variable digital filters
    • Nov.
    • R. Zarour and M. M. Fahmy, “A design technique for variable digital filters,” IEEE Trans. Circuits Syst., vol. 36, no. 11, pp. 1473–1478, Nov. 1989.
    • (1989) IEEE Trans. Circuits Syst. , vol.36 , Issue.11 , pp. 1473-1478
    • Zarour, R.1    Fahmy, M.M.2
  • 10
    • 0031234355 scopus 로고    scopus 로고
    • Design of recursive 1-D variable filters with guaranteed stability
    • Sep.
    • T. B. Deng, “Design of recursive 1-D variable filters with guaranteed stability,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 9, pp. 689–695, Sep. 1997.
    • (1997) IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , vol.44 , Issue.9 , pp. 689-695
    • Deng, T.B.1
  • 11
    • 33244492896 scopus 로고    scopus 로고
    • A simple and efficient design of variable fractional delay FIR Filters
    • Feb.
    • H. Zhao and J. Yu, “A simple and efficient design of variable fractional delay FIR Filters,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, pp. 157–160, Feb. 2006.
    • (2006) IEEE Trans. Circuits Syst. II, Exp. Briefs , vol.53 , pp. 157-160
    • Zhao, H.1    Yu, J.2
  • 12
    • 0020101879 scopus 로고
    • A linear programming approach to recursive filter design with linear phase
    • Mar.
    • A. T. Chottera and G. A. Jullien, “A linear programming approach to recursive filter design with linear phase,” IEEE Trans. Circuits Syst., vol. CAS-29, no. 3, pp. 139–149, Mar. 1982.
    • (1982) IEEE Trans. Circuits Syst. , vol.CAS-29 , Issue.3 , pp. 139-149
    • Chottera, A.T.1    Jullien, G.A.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.