Noniterative WLS design of allpass variable fractional-delay digital filters

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 53, Issue 2, 2006, Pages 358-371

  Deng, Tian Bo ^a,b  

^a IEEE   (Japan)

^b TOHO UNIVERSITY   (Japan)

Author keywords

Allpass variable fractional delay (VFD) digital filter; Iterative weighted least squares (WLS) design; Noniterative WLS design; VFD digital filter; WLS design

Indexed keywords

COMPUTATIONAL COMPLEXITY; DIGITAL FILTERS; ITERATIVE METHODS; LEAST SQUARES APPROXIMATIONS; MATRIX ALGEBRA; POLYNOMIAL APPROXIMATION;

ALLPASS VARIABLE FRACTIONAL-DELAY (VFD) DIGITAL FILTER; ITERATIVE WEIGHTED-LEAST-SQUARES (WLS) DESIGN; NONITERATIVE WLS DESIGN; VFD DIGITAL FILTER; WLS DESIGN;

LOGIC DESIGN;

EID: 33847678956     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.854406     Document Type: Article

References (24)

1. C. W. Farrow, "A continuously variable digital delay element," in Proc. IEEE ISCAS'88, vol. 3, Espoo, Finland, Jun. 6-9, 1988, pp. 2641-2645.
2. L. Erup, F. M. Gardner, and F. A. Harris, "Interpolation in digital modems-part II: Implementation and performance," IEEE Trans. Commun., vol. 41, pp. 998-1008, Jun. 1993.
3. S.-C. Pei and C.-C. Tseng, "A comb filter design using fractional-sample delay," in-Proc. IEEE ISCAS'97, Hong Kong, Jun. 9-12, 1997, pp. 2228-2231.
4. _, "A comb filter design using fractional-sample delay," IEEE Trans. Circuils Syst. II, Analog Digit. Signal Process., vol. 45, no. 6, pp. 649-653, Jun. 1998.
5. K. Rajamani, Y.-S. Lai, and C. W. Farrow, "An efficient algorithm for sample rate conversion from CD to DAT," IEEE Signal Proces. Lett., vol. 7, no. 10, pp. 288-290, Oct. 2000.
6. G.-S. Liu and C.-W. Wei, "A new variable fractional sample delay filter with nonlinear interpolation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 2, pp. 123-126, Feb. 1992.
7. T.-B. Deng, "High-Resolution Image Interpolation using Two-Dimensional Lagrange-Type Variable Fractional-Delay Filter ," IEICE, Hirosaki, Japan, Tech. Rep. SIS2004-60, 2005.
8. T.-B. Deng and W.-S. Lu, "Weighted least-squares method for designing variable fractional delay 2-D FIR digital filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 2, pp. 114-124, Feb. 2000.
9. T. I. Laakso, V. Valimaki, M. Karjalainen, and U. K. Laine, "Splitting the unit delay: Tools for fractional delay filter design," in IEEE Signal Process. Mag., vol. 13, Jan. 1996, pp. 30-60.
10. A. Tarczynski, G. D. Cain, E. Hermanowicz, and M. Rojewski, "WLS design of variable frequency response FIR filters," in Proc. IEEE ISCAS'97, Hong Kong, Jun. 9-12, 1997, pp. 2244-2247.
11. W.-S. Lu and T.-B. Deng, "An improved weighted least-squares design for variable fractional delay FIR filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.,vol. 46, no. 8, pp. 1035-1040, Aug. 1999.
12. T.-B. Deng, "Discretization-free design of variable fractional-delay FIR digital filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 6, pp. 637-644, Jun. 2001.
13. _, "Closed-form design and efficient implementation of variable digital filters with simultaneously tunable magnitude and fractional-delay, " IEEE Trans. Signal Process., vol. 52, no. 6, pp. 1668-1681, Jun. 2004.
14. T.-B. Deng and Y. Nakagawa, "SVD-based design and new structures for variable fractional-delay digital filters," IEEE Trans. Signal Process., vol. 52, no. 9, pp. 2513-2527, Sep. 2004.
15. V. Valimaki and T. I. Laakso, "Principle of fractional delay filters," in Proc. IEEE ICASSP'00, May 2000, pp. 3870-3873.
16. M. Makundi, T. I. Laakso, and V. Valimaki, "Efficient tunable IIR and allpass structures," Electron. Lett., vol. 37, pp. 344-345, Mar. 2001.
17. M. Makundi, V. Valimaki, and T. I. Laakso, "Closed-form design of tunable fractional-delay allpass filter structures," in Proc. IEEE ISCAS 2001, vol. IV, Sydney, Australia, May 2001, pp. 434-437.
18. C.-C. Tseng, "Design of 1-D and 2-D variable fractional delay allpass filters using weighted least-squares method," IEEE Trans. Circuits Syst. I, Fundam. Theroy Appl., vol. 49, no. 10, pp. 1413-1422, Oct. 2002.
19. J. Y. Kaakinen and T. Saramaki, "An algorithm for the optimization of adjustable fractional-delay all-pass filters," in Proc. IEEE ISCAS'04, vol. III, Vancouver, QC, Canada, May 23-26, 2004, pp. 153-156.
20. M. Lang and T. I. Laakso, "Simple and robust method for the design of allpass filters using least-squares phase error criterion," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 41, no. 1, pp. 40-48, Jan. 1994.
21. T. Q. Nguyen, T. I. Laakso, and R. D. Koilpillai, "Eigenfilter approach for the design of allpass filters approximating a given phase response," IEEE Trans. Signal Process., vol. 42, no. 9, pp. 2257-2263, Sep. 1994.
22. K. E. Steiglitz and L. E. McBridge, "A technique for the identification of linear systems," IEEE Trans. Autom. Control, vol. AC-10, pp. 461-464, Oct. 1965.
23. P. A. Regalia, "Comments on 'A weighted least-squares method for the design of stable 1-D and 2-D IIR digital filters'," IEEE Trans. Signal Process., vol. 47, no. 7, pp. 2063-2065, Jul. 1999.
24. W.-S. Lu, S.-C. Pei, and C.-C. Tseng, "A weighted least-squares method for the design of stable 1-D and 2-D IIR digital filters," IEEE Trans. Signal Process., vol. 46, no. 1, pp. 1-10, Jan. 1998.