A parallel image compression system for high-speed cameras

IST 2005 - Proceedings of the 2005 IEEE International Workshop on Imaging Systems and Techniques

Volumn 2005, Issue , 2005, Pages 53-57

  Nishikawa, Yukinari ^a   Kawahito, Shoji ^a   Inoue, Tom ^b  

^a SHIZUOKA UNIVERSITY   (Japan)

^b Chiyodafujimi Bldg   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ALIGNMENT; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HIGH SPEED CAMERAS; IMAGE CODING; IMAGE COMPRESSION; PARALLEL PROCESSING SYSTEMS; SIGNAL TO NOISE RATIO;

COMPRESSION CIRCUITS; COMPRESSION RATIO; IMAGE COMPRESSION SYSTEMS; JPEG;

IMAGING SYSTEMS;

EID: 33847235723     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. http://www.fillfactory.com/htm/traok_record/
2. Stuart Kleinfelder, et al., "A 10000 Frames/s CMOS Digital Pixel Sensor," IEEE J. Solid-state circuits, Vol.36, No12, pp.2049-2059, Deoember(2001)
3. ISO-IEC/JTC1/SC2/WG10 Joint Photograph Experts Group. CD1091R-1, "Digital compression and coding of continuous-tone still images," Mar. 1991.
4. ISO-IEC/JTC1/SC2/WG11 Moving Picture Experts Group, 90/176 Rev.2 Dec. 1990
5. V.Bhaskaran and K.Konstaninides, "Image and Video Compression Standards. -Algorithm and Architectures-", Kluwer Academic Publish(2002)
6. N.Ahmed, T.Natarajan, and K.R.Rao, "Discrete cosine transform," IEEE Trans.Computers, Vol.C-23,pp.90-94,1974
7. Yuk-Hee Chan, et al., "On the Realization of Disoreate Cosine Transform Using the Distributed Arithmetic," IEEE Trans. On Circuit and Systems, Vol.39, No9, pp.705-712, September(1992)
8. Shoji Kawahito, et al, "A CMOS Image Sensor with Analog Two-Dimensional DCT-Based Compression Circuits for One-Chip Cameras." IEEE J. Solid-state circuits, Vol.32, No. 12, December (1997)
9. M.T.Sun,T,C.Chen, and A.M.Gottlieb, "VLSI implementation of a $16 times16$ discrete cosine transform," IEEE trans. Circuits Syst., Vo136, No4, pp.610-617, Apr. 1989.
10. Shin-ichi Uramoto, et al., "A 100-MHz 2-D Discrete Cosine Transform Core Processor," IEEE J. Solid-state circuits, Vol.27, No.4, pp.492-499, April(1992)
11. http://www.opencores.org/