Generalized method of the time-domain circuit simulation based on LIM with MNA formulation

Proceedings of the Custom Integrated Circuits Conference

Volumn 2005, Issue , 2005, Pages 289-292

  Kubota, Hidemasa ^a   Tanji, Yuichi ^b   Watanabe, Takayuki ^c   Asai, Hideki ^a  

^a SHIZUOKA UNIVERSITY   (Japan)

^b KAGAWA UNIVERSITY   (Japan)

^c UNIVERSITY OF SHIZUOKA   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; TIME DOMAIN ANALYSIS;

SIMULATION ALGORITHMS; TIME DOMAIN CIRCUIT SIMULATION;

CIRCUIT THEORY;

EID: 33847153097     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2005.1568662     Document Type: Conference Paper

References (7)

1. J. E. Shutt-Ainé, "Latency Insertion Method (LIM) for the Fast Transient Simulation of Large Networks," IEEE Trans. Circuits and Systems-I, vol. 48, no.1 pp. 81-89, Jan. 2001.
2. Z. Deng and J. E. Schutt-Ainé, "Stability analysis of latency insertion method (LIM)," Proc. IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging, pp. 167-170, 2004.
3. K. S. Yee, "Numerical Solution of Initial Boundary Value Problems Involving Maxwell's Equations in Isotropic Media," IEEE Trans. Antennas Propagat., 14, 4, pp.302-207, 1966.
4. T. Watanabe and H. Asai, "Synthesis of time-domain models for interconnects having 3-D structure based on FDTD method", IEEE Trans. Circuits and Syst. -II, vol. 47, no. 4, pp. 302-305, April 2000.
5. C. W. Ho, A. E. Ruehli, and P. A. Brennan, "The modified nodal approach to network analysis," IEEE Trans. Circuits and Systems, vol. CAS-22, no. 6, pp. 504-509, June 1975.
6. T. H. Chen, C. Luk, H. Kim, and C. C.-P. Chen, "INDUCTWISE: inductance-wise interconnect simulator and extractor," in Proc. ICCAD, pp. 215-220, 2002.
7. J. Jain, C.-K. Koh, and V. Balakrishnan, "Fast simulation of VLSI interconnects," in Proc. ICCAD, pp. 93-98, 2004.