On the effectiveness of speculative and selective memory fences

20th International Parallel and Distributed Processing Symposium, IPDPS 2006

Volumn 2006, Issue , 2006, Pages

  Trachsel, Oliver ^a   Von Praun, Christoph ^a,b   Gross, Thomas R ^a  

^a ETH ZURICH   (Switzerland)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONCURRENT ENGINEERING; DISTRIBUTED COMPUTER SYSTEMS; MICROPROCESSOR CHIPS; SEMANTICS; SYNCHRONIZATION;

CONCURRENT MEMORY; MULTI-THREADED PROGRAMS; SELECTIVE MEMORY FENCES;

DATA STORAGE EQUIPMENT;

EID: 33847136887     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2006.1639272     Document Type: Conference Paper

References (27)

1. J. Aldrich, C. Chambers, E. Sirer, and S. Eggers. Static analyses for eliminating unnecessary synchronization from Java programs. In Proc. of Static Analysis Symposium (SAS'99), pages 19-38, Sept. 1999.
2. J. Bogda and U. Hölzle. Removing unnecessary synchronization in Java. In Proc. Conf. Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA '99), pages 35-46, Nov. 1999.
3. A. Chien, U. Reddy, J. Plevyak, and J. Dolby. ICC++ -A C++ dialect for high performance parallel computing. In 2nd Intl. Symp. on Object Technologies for Advanced Software (ISOTAS), pages 190-205, Mar. 1996.
4. J. Choi, M. Gupta, M. Serrano, V. Sreedhar, and S. Midkiff. Escape analysis for Java. In Proc. Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA '99), pages 1-19, Nov. 1999.
5. M. Dubois, C. Scheurich, and F. Briggs. Memory access buffering in multiprocessors. In Proc. of the 18th Intl. Symp. on Computer Architecture (ISCA '86), pages 434-442, 1986.
6. X. Fang. Inserting fences to guarantee sequential consistency. Technical Report MSU-CSE-02-27, Department of Computer Science, Michigan State University, East Lansing, Michigan, December 2002.
7. X. Fang, J. Lee, and S. P. Midkiff. Automatic fence insertion for shared memory multiprocessing. In Proc. of the 17th Intl. Conf. on Supercomputing (ICS'03), pages 285-294, 2003.
8. K. Gharachorloo, A. Gupta, and J. Hennessy. Performance evaluation of memory consistency models for shared-memory multiprocessors. In Proc. of the 4th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS'91), pages 245-257, 1991.
9. K. Gharachorloo, A. Gupta, and J. Hennessy. Two techniques to enhance the performance of memory consistency models. In Proc. of the 1991 Intl. Conf. on Parallel Processing (ICPP'91), pages 355-364, 1991.
10. C. Gniady, B. Falsafi, and T. N. Vijaykumar. Is SC + ILP = RC? In Proc. of the 26th Intl. Symp. on Computer Architecture (ISCA '99), pages 162-171, 1999.
11. J. Gosling, B. Joy, G. Steele, and G. Bracha. The Java Language Specification, 2nd Edition. Addison-Wesley, 2000.
12. L. Hammond, M. Willey, and K. Olukotun. Data speculation support for a chip multiprocessor. In Proc. of the 8th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS'98), pages 58-69, 1998.
13. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, (1), Feb. 2001.
14. Intel Corporation. IA-32 Intel Architecture Optimization Reference Manual. http://www.intel.com/products/processor/pentium4, June 2005.
15. Intel Corporation. IA-32 Intel Architecture Software Developer's Manual, Volumes 1-3. http://www.intel.com/products/processor/pentium4, Jan. 2006.
16. Java Grande Forum. Multi-threaded benchmark suite, http://www.epcc.ed.ac. uk/javagrande/, 1999.
17. Laboratory for Software Technology (LST), ETH Zurich. ERCO - ETH Research Compiler Framework, 2004.
18. L. Lamport. How to make a correct multiprocess program execute correctly on a multiprocessor. IEEE Trans. on Computers, 46(7):779-782, July 1997.
19. D. Lea. The JSR-133 cookbook for compiler writers. http://gee.cs.oswego. edu/dl/jmm/cookbook.html, 2005.
20. J. Manson, W. Pugh, and S. V. Adve. The Java memory model. In POPL '05: Proceedings of the 32nd Symp. on Principles of Programming Languages, pages 378-391, 2005.
21. S. Midkiff, J. Lee, and D. Padua. A compiler for multiple memory models. In Rec. Workshop Compilers for Parallel Computers (CPC'01), June 2001.
22. R. Rajwar and J. R. Goodman. Speculative lock elision: Enabling highly concurrent multithreaded execution. In Proc. of the 34th Intl. Symp. on Microarchitecture (MICRO'01), pages 294-305, 2001.
23. K. Skadron and D. Clark. Design issues and tradeoffs for write buffers. In Proc. 3rd Intl. Symp. on High-Performance Computer Architecture (HPCA'97), pages 144-155, Feb. 1997.
24. The Standard Performance Evaluation Corporation. SPEC JVM98 Benchmarks. http://www.spec.org/osg/jvm98, 1998.
25. The Standard Performance Evaluation Corporation. SPEC JBB2000 Benchmark. http://www.spec.org/osg/jbb2000, 2000.
26. J. Whaley and M. Rinard. Compositional pointer and escape analysis for Java programs. In Proc. Object-Oriented Programming, Systems. Languages, and Applications (OOPSLA '99), pages 187-206, Nov. 1999.
27. World Wide Web Consortium (W3C). Jigsaw Webserver. http://www.w3c.org/ Jigsaw/.