|
Volumn 2006, Issue , 2006, Pages 325-328
|
Minimum emitter charging time for heterojunction bipolar transistors
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER AIDED DESIGN;
COMPUTER SOFTWARE;
EMITTER COUPLED LOGIC CIRCUITS;
PRODUCT DEVELOPMENT;
VOLTAGE CONTROL;
CHARGE-CONTROL ANALYSIS;
TRANSMISSION FORMALISM;
HETEROJUNCTION BIPOLAR TRANSISTORS;
|
EID: 33847129587
PISSN: 10928669
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (2)
|
References (9)
|