Architecture of the Compact Optoelectronic Integrated Neural (COIN) coprocessor

AIP Conference Proceedings

Volumn 860, Issue , 2006, Pages 113-121

  Simpkins, Travis ^a   Fonstad, Clifton ^a   Warde, Cardinal ^a  

^a Department of Electrical Engineering and Computer Science   (United States)

Author keywords

Mixed signal integrated circuits; Neural networks; VLSI

Indexed keywords

EID: 33846538568     PISSN: 0094243X     EISSN: 15517616     Source Type: Conference Proceeding    
DOI: 10.1063/1.2361212     Document Type: Conference Paper

References (20)

1. C. Warde and C. Fonstad, "Compact Optoelectronic Neural Co-processor Project", Proceedings of the International Conference on Opto-electronics and Laser Applications, ICOLA '02, Jakarta, Indonesia, pp. B07-B11, 2002.
2. T. Simpkins and C. Warde, "Compact Optoelectronic Integrated Neural Coprocessor: Architecture, Circuitry and Training", Submitted to IEEE Transactions on Neural Networks, 2006.
3. T. Simpkins, "Design, Modeling, and Simulation of a Compact Optoelectronic Neural Coprocessor", Ph.D. Thesis, Massachusetts Institute of Technology, Cambridge, MA, 2005.
4. A. Waddie, Y. Randle, and M. Taghizadeh, "Optoelectronic and Optical Device Characteristics for VCSEL-based Optoelectronic Neural Networks', 15th Annual Meeting of the IEEE-LEOS, vol. 2, pp. 720-721, Nov. 2002.
5. A. Krishnamoorthy, G. Yayla, and S. Esener, "Design of a Scalable Opto-Electronic Neural System Using Free-Space Optical Interconnects", Neural Networks, 1991., IJCNN-91-Seattle International Joint Conference on, vol 1, pp. 527-534, Jul. 1991.
6. E. Atmaca, M. Treo, Y. Lei, J Rumpler, J. Perkins, Y. Fatt, and C Fonstad, "Development of RM3 Technology to Integrate P-i-N Photodiodes on Si-CMOS for Optical Clock Distribution'", Proc. of the 2004 International Conference on Compound Semiconductor Manufacturing Technology (MANTECH), 10B-2, 2004.
7. G. Hennenfent, "Production of Holographic Optical Interconnection Elements for a Compact Optoelectronic Neural Network co-Processor", Thesis, École Nationale Supérieure de Physique de Strasbourg, Strasbourg, France, 2003.
8. M. R. Llata, "Diseño e Implementación de Redes Neuronales Optoelectrónicas. Aplicación en Sistemas de Visión", Ph.D. Thesis, Universidad Carlos III de Madrid, Spain, May 2005.
9. B. Wilamowski, J. Binfet, and M. Kaynak, "VLSI Implementation of Neural Networks", in International Journal on Neural Systems: Special Issue on Hardware Implementation, pp. 191-197, 2000.
10. P. Leong, M. Jabri, "A Low Power Trainable Analogue Neural Network Classifier Chip", Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, pp. 4.5.1-4.5.4, 1993.
11. M. Jabri, P. Leong, J. Burr, B. Flower, K. Lai, S. Pickard, E. Tinker, and R. Coggins, "An Analogue Neural Network using MCM Technology", Proceedings of the First New Zealand International Conference on Artificial Neural Networks and Expert Systems, pp. 122-125, 1993.
12. R. Coggins, M. Jabri, B. Flower, and S Pickard, "A Hybrid Analog and Digital VLSI Neural Network for Intracardiac Morphology Classification", IEEE Journal of Solid State Circuits, pp. 542-550, 1995.
13. V. Koosh and R. Goodman, "VLSI Neural Network with Digital Weights and Analog Multipliers", 2001 IEEE International Symposium on Circuits and Systems, pp. 233-236, 2001.
14. V. Koosh and R. Goodman, "Analog VLSI Neural Network with Digital Perturbative Learning", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, pp. 359-368, 2002.
15. F. Diotalevi and M. Valle, "Weight Perturbation Learning Algorithm with Local Learning Rate Adaptation for the Classification of Remote-Sensing Images", Proc. of the European Symposium on Artificial Neural Networks, pp.217-222, 2001.
16. F. Diotalevi, M. Valle, and D. Caviglia, "Evaluation of Gradient Descent Learning Algorithms with an Adaptive Local Rate Technique for Hierarchical Feed Forward Architectures", Proc. of the International Joint Conference on Neural Networks, pp.185-190, 2000.
17. D. Lippe and J. Alspector, "A Study of Parallel Perturbative Gradient Descent", Advances in Neural Information Processing Systems pp. 803-810, 1996.
18. J. Alspector, R. Meir, B. Yuhas, A. Jayakumar, and D. Lippe, "A Parallel Gradient Descent Method for Learning in Analog VLSI Neural Networks", Advances in Neural Information Processing Systems pp. 836-844, 1993.
19. D. Lippe, "Parallel, perturbative gradient descent methods for learning in analog VLSI neural networks", S.M. Thesis, Massachusetts Institute of Technology, 1994.
20. G. Cauwenberghs, "A Fast Stochastic Error-Descent Algorithm for Supervised Learning and Optimization", Advances in Neural Information Processing Systems, vol. 5, 1993.