A gateway for time-triggered control networks

Microprocessors and Microsystems

Volumn 31, Issue 1, 2007, Pages 38-50

  Shaheen, Shehryar ^a   Heffernan, Donal ^a   Leen, Gabriel ^a  

^a UNIVERSITY OF LIMERICK   (Ireland)

Author keywords

Automotive; Control networks; Gateways; Real time; Time triggered

Indexed keywords

AUTOMOTIVE INDUSTRY; FAULT TOLERANT COMPUTER SYSTEMS; NETWORK PROTOCOLS; REAL TIME SYSTEMS; SYNCHRONIZATION;

CONTROL NETWORKS; NETWORK HOST PROCESSORS (NHP); TIME-TRIGGERED CONTROL NETWORKS;

COMPUTER NETWORKS;

EID: 33846246329     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2006.07.003     Document Type: Article

References (31)

1. P.J. Ashenden, Designers Guide to VHDL (ISBN: 1558602704).
2. Awdeh R.Y., and Mouftah H.T. Design and performance analysis of input-output buffering delta-based ATM switch with backpressure mechanism. IEE Proceedings: Communications 141 4 (1994) 255-264
3. J. Berwanger, et al. A New High-Performance Data Bus System for Safety-Related Applications, BMW AG, EE-221, Munich, Germany.
4. Bochmann G.V. Deriving Protocol Converters for Communications Gateways. IEEE Transactions on Communications 38 9 (1990)
5. F. Bogenberger, B. Muller, T. Fuher, "Protocol Overview" Slides 33-54, 16-17th April 2002.
6. 'Byteflight Specification Version 0.5,' Dept Ref EE-221, 29 October, 1999, p. 14, BMW, available from: .
7. Byun J.W., and Lee T.T. The design and analysis of an ATM multicast switch with adaptive traffic controller. IEEE/ACM Transactions on Networking 2 3 (1994) 288-298
8. Calvert L.K., et al. Formal methods for protocol conversion. IEEE Journal on Selected Areas in Communications 8 1 (1990)
9. Coppo P., D'Ambrosio M., and Melen R. Optimal cost/performance design of ATM switches. IEEE/ACM Transactions on Networking 1 5 (1993) 566-575
10. Chapmen, Ken. "PicoBlaze 8-Bit Microcontroller for Virtex-E and Spartan-II/IIE Devices," available from: .
11. Dally W.J., and Towels B. Route, Packets, Not Wires: On-Chip Interconnection Networks. Proceedings of IEEE Design Automation Conference (2001) 684-689
12. M.M. De Azevedo, et al. Software Based Fault-Tolerant Clock Synchronisation for Distributed UNIX environments, Technical Report ECE 1, March 1994, University of California.
13. Einert D., et al. The SNATCH gateway: translation of high level protocols. Journal of Telecommunication Networks (1983) 83-102
14. S. Fahmy, A Survey of ATM Switching Techniques, CIS-788-95 Semester Report, Ohio State University, CIS Dep.
15. FlexRay Communications System Protocol specification version 2.0, available from: (registration required).
16. T. Führer, et al., Time-Triggered Communications on CAN, in: 7th International CAN Conference (ICC), Amsterdam, Netherlands, October 24-25, 2000.
17. Leen G., and Heffernan D. Time-triggered controller area network. IEE Computing and Control Engineering Journal 12 6 (2001) 245-256
18. Leen G., and Heffernan D. TTCAN: a new time-triggered controller area network. Microprocessors and Microsystems Journal, Elsevier 26 2 (2002) 77-94
19. Massouli L., and Roberts J. Bandwidth sharing: objectives and algorithms. IEEE/ACM Transactions On Networking 10 3 (2002) 320-328
20. D. Pellerin, D. Taylor, VHDL Made Easy, ISBN: 0136507638.
21. S. Shaheen, A Real-time Gateway for Time-triggered Networks, PhD thesis, University of Limerick, November 2004.
22. Shaheen, S. Verify Gateway Designs for Time-Triggered Networks, appeared in Xcell online available from: .
23. Shaheen S., Heffernan D., and Leen G. A Comparison of emerging time-triggered protocols for automotive X-by-wire control networks, ImechE. Journal of Automobile Engineering 217 D1 (2003) 13-22
24. Shiobara K., Sy O., et al. OSI-SNA interconnections. IBM Systems Journal 26 2 (1987)
25. Tamir Y., and Chi H.C. High performance multi-queue buffers for VLSI communications switches. IEEE Transaction on Communications (1987) 1347-1356
26. Time-Triggered Protocol TTP/C, High-Level Specification Document Protocol Version 1.1 available from: (registration required).
27. TTP/C Specification version 0.5 edition 0.1 21 Jul 1999. TTTech Computertechnik AG: available from: .
28. Welch J., Lundelius, and Lynch N. A New fault tolerant algorithm for clock synchronisation. Information and Computation 77 1 (1998) 1-36
29. Widjaja I., and Alberto L.-G. Helical switch: a multipath ATM switch which preserves cell sequence. IEEE Transactions on Communications 42 8 (1994) 2618-2629
30. X-by-Wire Project page: available from: .
31. X-by-Wire Safety Related Fault Tolerant Systems in Vehicles Project No BE 95/1329, Contract No: BRPR-CT95-0032 Final Report Version 2.0.2, November 26, 1998.