Fully integrated CMOS GPS receiver for system-on-chip solutions

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn 2006, Issue , 2006, Pages 169-172

  Grewing, Christian ^a   Bokinge, Bo ^a   Einerman, Wenche ^a   Emericks, Anders ^a   Theil, Detlev ^a   Van Waasen, Stefan ^a  

^a Infineon Technologies Nordic AB Sweden   (Sweden)

Author keywords

Amplifier noise; Analog systems; CMOS analog integrated circuits; Global positioning system; Receivers

Indexed keywords

CMOS INTEGRATED CIRCUITS; GAIN CONTROL; GLOBAL POSITIONING SYSTEM; OSCILLATORS (ELECTRONIC); SIGNAL FILTERING AND PREDICTION;

AMPLIFIER NOISE; ANALOG SYSTEMS; CMOS ANALOG INTEGRATED CIRCUITS;

SIGNAL RECEIVERS;

EID: 33845912194     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. R. Prasad, M. Ruggieri, "Applied Satellite Navigation using GPS, GALILEO, and Augmentation systems", Artech House mobile communications series, Artech House, Boston, London, ISBN 1-58053-814-2.
2. F. Diggelen, and C. Abraham, "Indoor GPS Technology," CTIA Wireless-Agenda, May 2001.
3. J. M. Rollet, "Stability and power gain invariants of linear two-ports," IRE Transactions on Circuit Theory, CT-9, No. 3, pp. 29-32, 1962.
4. M. L. Edwards, and J. H. Sinsky, "A new criterion for linear 2-port stability using a single geometrically derived parameter," IEEE Transactions on Microwave Theory and Techniques, MTT-40, pp. 2303-2311, June 2005.
5. T. Kadoyama, N. Suzuki, N. Sasho, H. Iizuka, I. Nagase, H. Usukubo, and M. Katakura, "A complete single-chip GPS receiver with 1.6V 2-mW radio in 0.18μm CMOS," IEEE Journal of Solid-State Circuits, Vol. 39, No. 4, pp. 562-568, April 2004.
6. J. Ko, J. Kim, S. Cho, and K. Lee, "A 19mW 2.6mm2 L1/L2 dual-band CMOS GPS receiver," IEEE Journal of Solid-State Circuits, Vol. 40, No. 7, pp. 1414-1425, July 2005.
7. A.R. Shahani, D. K. Sharfer, and T. H. Lee, "A 12mW wide dynamic range CMOS front-end for portable GPS receiver," IEEE Journal of Solid-State Circuits, Vol. 32, No. 12, pp. 2061-2070, December 2005.