메뉴 건너뛰기




Volumn 2006, Issue , 2006, Pages 177-180

GSM/GPRS single-chip in 130nm CMOS: Challenges on RF for SoC integration

Author keywords

Crosstalk; GSM single chip; RF CMOS integration; System on chip (SoC)

Indexed keywords

GSM-SINGLE-CHIP; RF-CMOS INTEGRATION; SYSTEM-ON-CHIP (SOC);

EID: 33845898791     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (3)

References (5)
  • 1
    • 24944538548 scopus 로고    scopus 로고
    • All-digital PLL and GSM/EDGE transmitter in 90nm CMOS
    • R. Staszewski, "All-Digital PLL and GSM/EDGE Transmitter in 90nm CMOS", Digest ISSCC 2005, pp. 316-317.
    • Digest ISSCC 2005 , pp. 316-317
    • Staszewski, R.1
  • 2
    • 28144435996 scopus 로고    scopus 로고
    • A low phase-noise 0.004ppm/step DCXO with guaranteed monotonicity in 90nm CMOS
    • J. Lin, "A Low Phase-Noise 0.004ppm/step DCXO with Guaranteed Monotonicity in 90nm CMOS", Digest ISSCC 2005, pp. 418-419.
    • Digest ISSCC 2005 , pp. 418-419
    • Lin, J.1
  • 3
    • 22944464392 scopus 로고    scopus 로고
    • Low-cost GSM/GPRS system with E-GOLDradio CMOS single chip solution
    • July
    • M. Kammes, A. Hanke, "Low-Cost GSM/GPRS System with E-GOLDradio CMOS Single Chip Solution", Microwave Engineering Europe, pp. 28-32, July 2005.
    • (2005) Microwave Engineering Europe , pp. 28-32
    • Kammes, M.1    Hanke, A.2
  • 4
    • 84893797133 scopus 로고    scopus 로고
    • A quad-band low power single chip direct conversion CMOS transceiver with ΣΔ-modulation loop for GSM
    • E. Götz et al, "A Quad-Band Low Power Single Chip Direct Conversion CMOS Transceiver with ΣΔ-Modulation Loop for GSM", Digest ESSCIRC 2003, pp. 217-220.
    • Digest ESSCIRC 2003 , pp. 217-220
    • Götz, E.1
  • 5
    • 13444293227 scopus 로고    scopus 로고
    • Simulation and measurement of supply and substrate noise in mixed-signal ICs
    • Feb.
    • B. Owens, et al, "Simulation and Measurement of Supply and Substrate Noise in Mixed-Signal ICs", IEEE Journal of Solid-State Circuits, Vol. 40, No. 2, Feb. 2005, pp. 382-391
    • (2005) IEEE Journal of Solid-state Circuits , vol.40 , Issue.2 , pp. 382-391
    • Owens, B.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.