A comparative study of the failure mechanisms encountered in drop and large amplitude vibration tests

Proceedings - Electronic Components and Technology Conference

Volumn 2006, Issue , 2006, Pages 95-101

  Marjamaki P ^a   Mattila, T T ^a   Kivilahti, J K ^a  

^a AALTO UNIVERSITY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

FAILURE (MECHANICAL); FINITE ELEMENT METHOD; LOADS (FORCES); NATURAL FREQUENCIES; VIBRATIONS (MECHANICAL);

FAILURE MODES; SHOCK LOADING; SOLDER INTERCONNECTIONS;

IMPACT TESTING;

EID: 33845567101     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECTC.2006.1645631     Document Type: Conference Paper

References (14)

1. JESD22-B111, "Board level drop test method of components for handheld electronic products", JEDEC Solid State Technology Association, 2003, p. 16.
2. T. T. Mattila, T. Laurila, and J. K. Kivilahti, "Metallurgical factors behind the reliability of high-density lead-free interconnections", in E. Suhir, C. P. Wong, and Y. C. Lee, Micro- and Opto-Electronic Materials and Structures: Physics, Mechanics, Design, Reliability, Packaging, Springer Publishing Company, 2006, (in press).
3. T. T. Mattila, P. Marjamäki, and J. K. Kivilahti, "Reliability of CSP interconnections under mechanical shock loading conditions", IEEE Transactions on Components and Packaging Technologies, (in print).
4. T. T. Manila and J. K. Kivilahti, " Reliability of lead-free interconnections under consecutive thermal and mechanical loadings ", Journal of Electronic Materials, 35, 2, (in print).
5. T. T. Manila and J. K. Kivilahti, "Failure mechanisms of lead-free chip scale package interconnections under fast mechanical loading", Journal of Electronic Materials, 34, 7, (2005), pp. 969-976.
6. M. Alajoki, L. Nguyen, and Jorma Kivilahti, "Drop test reliability of wafer level chip scale packages", The Proceedings of The Electronic Component and Technology Conference, Orlando, FL, May 31-June 3, 2005, IEEE/EIA CPMT, (2005), p. 637-643.
7. A. Kujala, T. Reinikainen, and W. Ren, "Transition to Pb-free manufacturing using land grid array packaging technology", The Proceedings of the 52nd Electronic Components and Technology Conference, San Diego, Ca, May 28-31, 2002, IEEE, (2002), pp. 359-364.
8. K. Kujala and M. Kulojärvi, "Package miniaturization options and challenges for baseband IC's", The Proceeding of IMAPS Nordic Annual Conference, Espoo, Finland, Sept. 21-24, 2003, IMAPS, (2003), pp. 87-91.
9. Y.-S. Lai, P.-F. Yang, and C.-L. Yeh "Experimental studies of board-level reliability of chip scale packages subjected to JEDEC drop test condition". Microelectronics Reliability, (2005), www.sciencedirect.com, (in print).
10. C.-L. Yeh and Y.-S. Lai, "Transient analysis of board-level drop response of lead-free chip-scale packages with experimental verifications", The Proceedings of The 6th Electronics Packaging Technology Conference, Singapore, Dec 8-10, 2004, IEEE/ED CPMT, (2004), p. 695-700.
11. P. Marjamäki and J. K. Kivilahti, "Comparison between large amplitude vibration test and drop test" (submitted).
12. st Electronic Components and Technology Conference, (2001), pp. 693-698.
13. V. Vuorinen, T. Laurila, H. Yu, and J. K. Kivilahti, "Phase formation between lead-free SnAgCu solder and Ni(P)/Au finishes", Journal of Applied Physics, (in print).
14. T. T. Mattila, Reliability of High-Density Lead-Free Solder Interconnections under Thermal Cycling and Mechanical Shock Loading, Espoo, 2005, Doctoral Thesis, HUT-EPT-13, Otamedia, 202 p.