메뉴 건너뛰기




Volumn 2005, Issue , 2005, Pages 231-234

Massively parallel hardware architecture for genetic algorithms

Author keywords

[No Author keywords available]

Indexed keywords

FITNESS COMPUTATION PROBLEMS; HARDWARE IMPLEMENTATION; PARALLEL HARDWARE ARCHITECTURE; PROBLEM SPECIFIC KNOWLEDGE;

EID: 33845295801     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2005.55     Document Type: Conference Paper
Times cited : (6)

References (9)
  • 3
    • 84860038717 scopus 로고    scopus 로고
    • MathWorks, http://www.mathworks.com/, 2004.
    • (2004)
  • 6
    • 26944444392 scopus 로고    scopus 로고
    • Reconfigurable hardware architecture for compact and efficient stochastic neuron
    • Artificial Neural Nets Problem Solving Methods
    • Nedjah, N. and Mourelle, L.M., Reconfigurable Hardware Architecture for Compact and Efficient Stochastic Neuron, Artificial Neural Nets Problem Solving Methods, Lecture Notes in Computer Science, vol. 2687, pp. 17-24, 2003.
    • (2003) Lecture Notes in Computer Science , vol.2687 , pp. 17-24
    • Nedjah, N.1    Mourelle, L.M.2
  • 9
    • 84860044257 scopus 로고    scopus 로고
    • Xilinx, http://www.xilinx.com/, 2004.
    • (2004)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.