Two-dimensional data locality: Definition, abstraction, and application

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 275-278

  Kandemir, Mahmut ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARRAYS; EMBEDDED SYSTEMS; MATHEMATICAL TRANSFORMATIONS; PROGRAM PROCESSORS; SENSORS; TWO DIMENSIONAL;

DATA LOCALITY; LINEAR ADDRESS SPACE; LOOP TRANSFORMATIONS; TWO DIMENSIONAL MESH NETWORKS;

PROGRAM COMPILERS;

EID: 33751426912     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560077     Document Type: Conference Paper

References (18)

1. N. Ahmed, N. Mateev, and K. Pingali. Synthesizing Transformations for Locality Enhancement of Imperfectly-Nested Loop Nests. In Proc. of the International Conference on Supercomputing, May 2000.
2. S. P. Amarasinghe and M. S. Lam. Communication Optimization and Code Generation for Distributed Memory Machines. In Proc. of PLDI, 1993.
3. E. Ayguade, J. Garcia, M. Girones, M. L. Grande, and J. Labarta. Data Redistribution in an Automatic Data Distribution Tool. In Proc. of the 8th International Workshop on Programming Languages and Compilers for Parallel Computing, Columbus, Ohio, August 1995.
4. F. Catthoor, K. Danckaert, C. Kulkarni, E. Brockmeyer, P.G. Kjeldsberg, T. V. Achteren, and T. Omnes. Data Access and Storage Management for Embedded Programmable Processors, Kluwer Academic Publishers, 2002.
5. M. Cierniak and W. Li. Unifying Data and Control Transformations for Distributed Shared-Memory Machines. In Proc. of PLDI, June 1995.
6. S. Das, A. Fan, K. N. Chen, C. S. Tan, N. Checka, and R. Reif. Technology, Performance, and Computer-Aided Design of Three-Dimensional Integrated Circuits. In Proc. of ISPD, Phoenix, AZ, April 2004.
7. A. Fraboulet, K. Kodary, and A. Mignotte. Loop Fusion for Memory Space Optimization. In Proc. of the 14th International Symposium on System Synthesis, Montreal, Canada, September 30-October 3, 2001.
8. J. Garcia, E. Ayguade, and J. Labarta. A Framework for Automatic Dynamic Data Mapping. In Proc. of the 8th IEEE Symposium on Parallel and Distributed Processing, New Orleans, Louisiana, October 1996.
9. M. Gupta and P. Banerjee. Demonstration of Automatic Data Partitioning Techniques for Parallelizing Compilers on Multicomputers. IEEE Transactions on Parallel and Distributed Systems, 3(2): 179-193, March 1992.
10. G. Haber, M. Klausner, V. Eisenberg, B. Mendelson, and M. Gurevich. Optimization Opportunities Created by Global Data Reordering. In Proc. of International Symposium on Code Generation and Optimization, March 2003.
11. M. Kandemir. A Compiler Technique for Improving Whole Program Locality. In Proc. of POPL, London, UK, January, 2001.
12. K. Kennedy and K. S. McKinley. Maximizing Loop Parallelism and Improving Data locality via Loop Fusion and Distribution. In Proc. of the Workshop on Languages and Compilers for Parallel Computing, Portland, Oregon, August 1993.
13. S. Murali and G. De Micheli. Bandwidth Constraint Mapping of Cores onto NoC Architectures. In Proc. of the Design, Automation, and Test in Europe Conference, February 2004.
14. A. Rogers and K. Pingali. Compiling for Distributed Memory Architectures IEEE Transactions on Parallel and Distributed Systems, 1994.
15. G. Roth, J. Mellor-Crummey, K. Kennedy, and R. G. Brickner. Compiling Stencils in High Performance Fortran. In Proc. of the ACM/IEEE conference on Supercomputing, San Jose, CA, 1997.
16. The SUIF Compiler. http://suif.stanford.edu/
17. S. Tandri and T. Abdelrahman. Automatic Partitioning of Data and Computations on Scalable Shared Memory Multiprocessors. In Proc. of the International Conference on Parallel Processing, Bloomingdale, IL, August 1997.
18. M. Wolf and M. Lam. A Data Locality Optimizing Algorithm. In Proc. of PLDI, Toronto, Canada, June 1991.