New designs of 14-transistor PPM adder

Canadian Conference on Electrical and Computer Engineering

Volumn 2005, Issue , 2005, Pages 1739-1742

  Mudassir, Rizwan ^a   El Razouk, H ^a   Abid, Z ^a   Wang, Wei ^a  

^a UNIVERSITY OF WESTERN ONTARIO   (Canada)

Author keywords

Low power adder; On line multiplier; PPM adder; Redundant binary system

Indexed keywords

ALGORITHMS; MICROPROCESSOR CHIPS; SUMMING CIRCUITS; TRANSISTORS;

LOW POWER ADDERS; ON-LINE MULTIPLIERS; PLUS-PLUS-MINUS (PPM) ADDERS; REDUNDANT BINARY SYSTEMS;

ADDERS;

EID: 33751350291     PISSN: 08407789     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CCECE.2005.1557319     Document Type: Conference Paper

References (6)

1. A. Guyot, Y. Herreros and J. Muller, "JANUS, an on-line multiplier/divider for manipulating large numbers," in Proceedings of 9th Symposium on Computer Arithmetic, pp. 106-111, 1989.
2. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: John Wiley & Sons, Inc., 1999.
3. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford: Oxford University Press, 2000.
4. A. Avizienis, "Signed digit number representation for fast parallel arithmetic," IRE Transactions on Electronic Computers, vol. EC-10, pp. 389-400, Sept. 1961.
5. H.R.Srinivas, et al., "High-speed VLSI arithmetic processor architectures using hybrid number representation," Journal of VLSI signal processing, vol. 4, pp.177-198, April 1992.
6. Ahmed M. Shams et al., "Performance Analysis of Low-Power 1-bit CMOS full Adder cells," IEEE Trans. On VLSI systems, vol.10. No.1 Feb, 2002.