A quantum CAD accelerator based on Grover's algorithm for finding the minimum fixed polarity reed-muller form

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2006, Pages 33-

  Lun, Li ^a   Thornton, Mitch ^a   Perkowski, Marek ^b  

^a SOUTHERN METHODIST UNIVERSITY   (United States)

^b PORTLAND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CONSTRAINT THEORY; FUNCTION EVALUATION; LOGIC CIRCUITS; QUANTUM THEORY; SWITCHING CIRCUITS;

GROVER'S ALGORITHM; QUANTUM COMPUTING; SPECTRAL THEORY;

COMPUTER AIDED DESIGN;

EID: 33751056189     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2006.8     Document Type: Conference Paper

References (23)

1. C. Williams, S. Clearwater, Explorations in Quantum Computing, Springer-Verlag, New York, Inc.
2. L. drover, "A fast quantum mechanical algorithm for database search," Proceedings of the 28th Annual ACM Symposium on Theory of Computing 1996, pp. 212-219
3. M. Hayward, Quantum Computing and Grover's Algorithm, http://alumni.imsa.edu/~matth/quant/473/473proj/nodel.html
4. E. Abe, School on Quantum Computing @Yagami, http://www.appi.keio.ac.jp/ Itoh_group/members/abe/qis-4.pdf
5. M. H. A. Khan and M. A. Perkowski, "Quantum Realization of Ternary Parallel Adder/Subtractor with Look-Ahead Carry," Proceedings of the International Symposium on Representations and Methodology of Future Computing Technologies, 2005.
6. N. Song, M. Perkowski, "Minimization of Exclusive Sum of Products Expressions for Multi-Output Multiple-Valued Input, Incompletely Specified Functions," IEEE Transactions on Computer Aided Design, Vol. 15, No. 4, April 1996, pp. 385-395.
7. T. Sasao, M. Fujita, Representations of Discrete Functions, Kluwer Academic Publishers, 1996
8. Rolf Drechsler, Bernd Becker, Nicole Göckel, "A Genetic Algorithm For Minimization of Fixed Polarity Reed-Muller Expressions," In IEE Proceedings Computers and Digital Techniques, Vol. 143, pp. 364-368, 1996.
9. M. Thornton, R. Drechsler and D. M. Miller, Spectral Techniques in VLSI CAD, Kluwer Academic Publishers, 2001
10. M. Thornton "The Karhunen-Loeve Transform of Discrete MVL Functions," IEEE International Symposium on Multiple-Valued Logic (ISMVL), May 18-21, 2005.
11. B. Patterson, http:www.cs.iastate.edu/~patterbi/cs/quantum.fp/FinalPaper. pdf
12. T. Toffoli, "Reversible Computing", in Automata, Languages and Programming, Springer Verlag, pp. 632-644, 1980.
13. G.F. Viamontes, M. Rajagopalan, I.L. Markov and J.P. Hayes, Gate-Level Simulation of Quantum Circuits, quant-ph/0208003.
14. G. F. Viamontes, I. L. Markov and J. P. Hayes, "Improving Gate-Level Simulation of Quantum Circuits" (quant-ph/0309060), to appear in Quantum Information Processing, 2004
15. U. Kalay, D. V. Hall, and M. Perkowski "Easily Testable Multiple-Valued dalois Field Sum-of-Products Circuits". Journal on Multiple Valued Logic, 2000, Vol. 5, pp. 507-528.
16. U. Kalay, M. Perkowski, D. Hall, "A Minimal Universal Test Set for Self-Test of EXOR-Sum-Of-Products Circuits," IEEE Tr. on Computers, March 2000, Vol. 49, pp. 267-276.
17. S. Reed, "A class of multiple error correcting codes and their decoding scheme," IRE Trans. Inf. Th.,Vol. PGIT-4, 1954, 38-39.
18. I. Zhegalkin, "O tekhnyke vychyslenyi predlozhenyi v symbolytscheskoi logykye," Math. Sb., Vol. 34, 1927, 9-28, (in Russian).
19. T. Sasao, "EXMIN2: A simplification algorithm for exclusive-or-sum-of-products expressions for multiple-valued input two-valued output functions," IEEE Trans.on Computer-Aided Design, vol. 12, No. 5, May 1993, pp. 621-632.
20. A. Mishchenko and M. Perkowski, "Fast heuristic minimization of exclusive-sums-of-products", Proc. Reed-Muller Workshop '01, pp. 242-250.
21. J. W. Cooley, and J. W. Tukey, "An algorithm for the machine calculation of complex Fourier series. Math. Computation, Vol. 19:297-301, 1965.
22. Ch. Fu, and B.J. Falkowski, "Ternary Fixed Polarity Linear Kronecker Transforms and their Comparison with Ternary Reed-Muller Transform," Journal of Circuits, Systems, and Computers, Vol. 14, No. 4 (2005) pp. 721-733.
23. Y. Harata, et.al, "A High-Speed Multiplier Using a Redundant Binary Adder Tree,"IEEE J. Solid-State Circuits, vol. 22, pp. 28-34, Feb. 1987.