High throughput architecture for H.264/AVC forward transforms block

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn 2006, Issue , 2006, Pages 320-323

  Agostini, Luciano ^a   Porto, Roger ^a   Bampi, Sergio ^a   Rosa, Leandro ^b   Güntzel, José ^b   Silva, Ivan Saraiva ^c  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b FEDERAL UNIVERSITY OF PELOTAS   (Brazil)

^c FEDERAL UNIVERSITY OF RIO GRANDE DO NORTE   (Brazil)

Author keywords

2 D FDCT; 2 D Hadamard; H.264 AVC forward transforms; H.264 AVC standard; System prototyping; VLSI architecture

Indexed keywords

BLOCK CODES; FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL TRANSFORMATIONS; SOFTWARE PROTOTYPING; VLSI CIRCUITS;

2-D FDCT; 2-D HADAMARD; H.264/AVC FORWARD TRANSFORMS; H.264/AVC STANDARDS; SYSTEM PROTOTYPING; VLSI ARCHITECTURE;

THROUGHPUT;

EID: 33750920856     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1127908.1127982     Document Type: Conference Paper

References (11)

1. Joint Video Team of ITU-T and ISO/IEC JTC 1, "Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264)", 2003.
2. G. Sullivan and T. Wiegand, "Video Compression: From Concepts to the H.264/AVC Standard", Proceedings of the IEEE, v.93, n.1, pp. 18-31, 2005.
3. Brazilian Communication Ministry, "Brazilian Digital TV System". 2006. Available at: 〈http://sbtvd.cpqd.com.br/〉.
4. H. Malvar, et all, "Low-Complexity Transform and Quantization in H.264/AVC", IEEE Transactions on Circuits and Systems for Video Technology, v. 13, n. 1, pp. 598-603, 2003.
5. L. Agostini, et all, "High Throughput Multitransform and Multiparallelism IP for H.264/AVC Video Compression Standard", IEEE International Symposium on Circuits and Systems, ISCAS 2006. (accepted for publication).
6. M. Porto, et all, "Design Space Exploration on the H.264 4×4 Hadamard Transform" Norchip Conference, 2005, pp. 188-191.
7. R. Kordasiewicz and S. Shirani, "Hardware Implementation of the Optimized Transform and Quantization Blocks of H.264", Canadian Conf. on Electrical and Computer Engineering, pp. 943-946, 2004.
8. Z. Cheng, et all, "High Throughput 2-D Transform Architectures for H.264 Advanced Video Coders", IEEE Asia-Pacific Conf. on Circuits and Systems, pp. 1141-1144, 2004.
9. K. Chen, et all, "An Efficient Direct 2-D Transform Coding IP Design for MPEG-4 AVC/H.264", IEEE International Symp. on Circuits and Systems, ISCAS 2005, pp. 4517-4520, 2005.
10. T. Wang, et all, "Parallel 4×4 2D Transform and Inverse Transform Architecture for MPEG-4 AVC/H.264", IEEE International Symposium on Circuits and Systems, pp. 800-803, 2003.
11. H. Lin, et all, "Combined 2-D Transform and Quantization Architectures for H.264 Video Coders", IEEE International Symp. on Circuits and Systems, ISCAS 2005, pp. 1802-1805, 2005.