Analysis of a biphase mark protocol with Uppaal and PVS

Formal Aspects of Computing

Volumn 18, Issue 4, 2006, Pages 433-458

  Vaandrager, F W ^a   De Groot, A L ^a  

^a RADBOUD UNIVERSITY NIJMEGEN   (Netherlands)

Author keywords

Biphase mark protocol; Formal methods; Model checking; Theorem provers; Timed automata

Indexed keywords

COMPUTER HARDWARE; CONSTRAINT THEORY; MATHEMATICAL MODELS; TELECOMMUNICATION; THEOREM PROVING;

BIPHASE MARK PROTOCOL; FORMAL METHODS; MODEL CHECKING; TIMED AUTOMATA;

NETWORK PROTOCOLS;

EID: 33750898457     PISSN: 09345043     EISSN: 1433299X     Source Type: Journal    
DOI: 10.1007/s00165-006-0008-1     Document Type: Article

References (29)

1. [AAB00] Annichini A, Asarin E, Bouajjani A (2000) Symbolic techniques for parametric reasoning about counter and clock systems. In: Emerson EA, Sistla AP (eds) Proceedings of the 12th international conference on Computer aided verification, vol 1855 of Lecture Notes in Computer Science. Springer, Berlin Heidelberg New York, pp 419-434
2. [AD94] Alur R, Dill DL (1994) A theory of timed automata. Theor Comput Sci 126:183-235
3. [Adv92] Advanced Micro Devices, Inc (1992) Technical Manual Am8530H/Am85C30 Serial Communications Controller
4. [AH96] Alur R, Henzinger TA (eds) (1996) Proceedings of the 8th international conference on computer aided verification, New Brunswick, NJ, USA, vol 1102 of Lecture Notes in Computer Science. Springer, Berlin Heidelberg New York
5. [AHS98] Myla Archer (1998) Constance Heitmeyer, and Steve Sims. TAME: a PVS interface to simplify proofs for automata models. In: User interfaces for theorem f rovers. Eindhoven, The Netherlands
6. +00] Bensalem S, Bozga M, Fernandez JC, Ghirvu L, Laknech Y (2000) A transformational approach for generating non-linear invariants. In: Palsberg J (ed) SAS, vol 1824 of Lecture Notes in Computer Science, Springer, Berlin Heidelberg New York, pp 58-74
7. +98] Bozga M, Daws C, Maler O, Olivero A, Tripakis S, Yovine S (1998) Kronos: a model-checking tool for real-time systems. In: Hu AJ, Vardi MY (eds) Proceedings of the 10th international conference on computer aided verification, Vancouver, BC, Canada, vol 1427 of Lecture Notes in Computer Science. Springer, Berlin Heidelberg New York, pp 546-550
8. +96] Bengtsson J, Griffioen WOD, Kristoffersen KJ, Larsen KG, Larsson F, Pettersson P, Yi W (1996) Verification of an audio protocol with bus collision using UPPAAL. In: Alur and Henzinger [AH96], pp 244-256
9. [BLS96] Bensalem S, Lakhnech Y, Saidi H (1996) Powerful techniques for the automatic generation of invariants. In: Alur and Henzinger [AH96], pp 323-335
10. [BM88] Boyer RS, Moore JS (1988) A computational logic handbook. Academic, New York
11. [BPV94] Bosscher DJB, Polak I, Vaandrager FW (1994) Verification of an audio control protocol. In: Langmaack H, de Roever W-P, Vytopil J (eds) Proceedings of the third international school and symposium on formal techniques in real-time and fault-tolerant systems (FTRTFT'94), Lübeck, Germany, September 1994, vol 863 of Lecture Notes in Computer Science, Springer, Berlin Heidelberg New York, pp 170-192
12. [CHdV03] Chkliaev D, Hooman J, de Vink E (2003) Verification and improvement of the sliding window protocol. In: Proceedings TACAS'03. vol2619. Lecture Notes in Computer Science, Springer, Berlin Heidelberg New York, pp 113-127
13. [Cri89] Cristian F (1989) Probabilistic clock synchronization. Distributed Comput 3:146-158
14. [CS01] Collomb-Annichini A, Sighireanu M (2001) Parameterized reachability analysis of the IEEE 1394 Root Contention Protocol using TReX. In: Pettersson p, Yovine S (eds) Proceedings of the Workshop on Real-Time Tools (RT-TOOLS'2001)
15. [Cyr93] Cyrluk D (1993) Microprocessor verification in PVS: a methodology and simple example. Technical Report SRI-CSL-93-12, Computer Science Laboratory, SRI International, Menlo Park, CA
16. [DY95] Daws C, Yovine S (1995) Two examples of verification of multirate timed automata with KRONOS. In: Proceedings of the 16th IEEE real-time systems symposium (RTSS'95). Pisa, Italy. IEEE Computer Society Press, New York, pp 66-75
17. [Gri00] Griffioen WOD (2000) Studies in Computer Aided verification of protocols. PhD thesis, University of Nijmegen, May 2000. http://www.cs.kun.nl/ ita/formerjnembers/davidg/, IPA thesis no. 2000-04
18. [HI96] Hung DV, Kwang K II (1996) Verification via digitized models of real-time hybrid systems. In: Proceedings Asia-Pacific software engineering conference (APSEC'96). IEEE Computer Society Press, New York, pp 4-15
19. [HPWT01] Henzinger TA, Preussig J, Wong-Toi H (2001) Some lessons from the HyTech experience. In: Proceedings of the 40th Annual Conference on Decision and Control (CDC). IEEE Press, New York, pp 2887-2892
20. [HRSV02] Hune TS, Romijn JMT, Stoelinga MIA, Vaandrager FW (2002) Linear parametric model checking of timed automata. J Logic Algebraic Program 52-53:183-220
21. [HSLL97] Havelund K, Skou A, Larsen KG, Lund K (1997) Formal modelling and analysis of an audio/video protocol: an industrial case study using UPPAAL. In: Proceedings of the 18th IEEE real-time systems symposium. IEEE Computer Society Press, New York, pp 2-13
22. [Hun98] Hung DV (1998) Modelling and verification of biphase mark protocols using PVS. In: Proceedings of the international conference on applications of concurrency to system design (CSD'98), Aizu-wakamatsu, Fukushima, Japan, March 1998. IEEE Computer Society Press, pp 88-98
23. [HWT95] Ho P-H, Wong-Toi H (1995) Automated analysis of an audio control protocol. In: Wolper P (ed) Proceedings of the 7th international conference on computer aided verification, Liège, Belgium, vol 939 of Lecture Notes in Computer Science. Springer, Berlin Heidelberg New York
24. [IG99] Ivanov S, Griffioen WOD (1999) Verification of a biphase mark protocol. Report CSI-R9915, Computing Science Institute, University of Nijmegen, August 1999
25. [Int91] Intel Corporation. Microcommunications (1991) Intel Literature Sales, P.O. Box 7641, Mt. Prospect, IL 60056-7641
26. [LPY97] Larsen KG, Pettersson P, Yi W (1997) UPPAAL in a Nutshell. Int J Softw Tools Technol Transf 1(1-2):134-152
27. [Moo94] Moore J.S[trother] (1994) A formal model of asynchronous communication and its use in mechanically verifying a biphase mark protocol. Formal Aspects Comput 6(1):60-91
28. [ORSH95] Owre S, Rushby J, Shankar N, von Henke F (1995) Formal verification for fault-tolerant architectures: prolegomena to the design of PVS. IEEE Trans Softw Eng 21 (2): 107-125
29. [SH98] Sawada J, Hunt WA (1998) Processor verification with precise exceptions and speculative execution. In: Proceedings of 10th international computer aided verification conference, pp 135-146