Modelling and verification of Biphase Mark protocols in duration calculus using PVS

Proceedings - International Conference on Application of Concurrency to System Design, ACSD

Volumn 1998-March, Issue , 1998, Pages 88-98

  Van Hung, Dang ^a  

^a UNITED NATIONS UNIVERSITY   (Macao)

Author keywords

[No Author keywords available]

Indexed keywords

SIGNAL RECEIVERS; SYSTEMS ANALYSIS;

BIPHASE; CLOCK RATE; DURATION CALCULUS; HIGH-TO-LOW; LOW-TO-HIGH; OPTIMAL VALUES;

CALCULATIONS;

EID: 85013982505     PISSN: 15504808     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSD.1998.657542     Document Type: Conference Paper

References (10)

1. D. Bosscher et al. \Verification of an Audio Con- trol Protocol", LNCS 863, 1994, pp. 170-192.
2. Z. Chaochen, C. A. R. Hoare, A. P. Ravn, \A cal- culus of durations", Information Processing Let- ters, 40, 1992, 269-276.
3. T. Henzinger, Z. Manna, and A. Pnueli, \What Good are Digital Clocks?", Springer-Verlag, LNCS 623, 1992, pp.
4. D.V. Hung and W. Ji, \On the design of hybrid control systems using I/O automata", V. Chan- dru and V. Vinay (Eds.) Foundations of Soft- ware Technology and Theoretical Computer Sci- ence (FST&TCS16), LNCS 1180, Springer-Verlag, Dec 1996, pp. 156-167.
5. D.V. Hung and P.H. Giang, \A Sampling Se- mantics of Duration Calculus", Bengt Jonsson and Joachim Parrow (Eds), Formal Techniques for Real-Time and Fault Tolerant Systems, LNCS 1135, Spriger-Verlag, pp. 188-207, 1996.
6. D.V. Hung and Ko Kwang Il, \Verification via Digitized Models of Real-Time Hybrid Sys- tems", Asia-Pacific Software Engineering Confer- ence 1996 (APSEC'96), IEEE Computer Society Press, 1996, pp 4-15.
7. B.P. Mahony and I.J. Hayes, \Using continu- ous real functions to model timed histories", in Proc. 6th Australian Software Engineering Conf. (ASWEC91), 1991.
8. Mao Xiaoguang, Xu Qiwen and Wang Ji, \To- wards a proof Assistant for Interval Based Logics", UNU/IIST report 77, July 1996.
9. J. S. Moore \A formal model of asynchronous com- munication and its use in mechanically verifying a Biphase Mark Protocol", Formal Aspects of Com- puting, 6, 1994, pp. 60-91.
10. B. Moszkowski, \A temporal Logic for Multi- level Reasoning about Hardware", IEEE Com- puter, Vol. 18, No. 2, 1985, pp. 10-19.